MoCiSiN, the modular circuit simulator for nonlinear macromodels / by Murch, David Leslie
Lehigh University
Lehigh Preserve
Theses and Dissertations
1988
MoCiSiN, the modular circuit simulator for
nonlinear macromodels /
David Leslie Murch
Lehigh University
Follow this and additional works at: https://preserve.lehigh.edu/etd
Part of the Electrical and Computer Engineering Commons
This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an
authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.
Recommended Citation
Murch, David Leslie, "MoCiSiN, the modular circuit simulator for nonlinear macromodels /" (1988). Theses and Dissertations. 4886.
https://preserve.lehigh.edu/etd/4886
.. 
MoCiSiN: 
The Modular Circuit . 
Simulator for 
Nonlinear Macromodels 
by 
David Leslie Murch 0 
A Thesis 
Presented to the Graduate Committee 
of Lehigh University 
in the Candidacy for the Degree of 
Master of Science 
• 1D 
Electrical Engineering 
0 
Lehigh University 
1988 
·.,.,..· 
• 
CERTIFICATE OF APPROVAL 
This thesis is accepted and approved in partial fulfillment of the requirements for the degree of 
Master of Science in Electrical Engineering. 
Date 
( 
airman of Department 
. 'v 
•• 
- 11 -
\ 
ACKNOWLEDGMENTS 
The author would Jike to thank AT&T Bell Laboratories for their financial support of ~ ·-, / 
this project. 
The author would additionally like to thank Dr. Douglas R. Frey of Lehigh University for 
his wisdom and profound knowledge in the areas of nonlinear circuit analysis and circuit 
simulation and Stephen G. Corbesero of Lehigh University for his assistance and advice during 
the programming phases of this project. 
• •• 
- Ill -
1 
Table of Contents 
Abstract ....................................................... 1 
1.0 Introduction and Background ...................................... 2 
1.1 Mathematical Representation of MoCiSiN .......................... 3 
1.2 Block Diagram Representation of mocisin .......................... 4 
1.3 Modeling Nonlinear Elements . . . . . . ............................. 8 
1.4 The Two Modes of mocisin ..................................... 10 
1. 5 Flowchart of mocisin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 
1.5.1 Organization of main ..................................... 12 
1. 5. 2 Organization of compute Y . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 
2. 0 Mathematical Issues in mocisin ..................................... 21 
2 .1 Convergence Issues . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 
2.1.1 Convergence Method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 
2.1.2 Error Criterion ......................................... 24 
2.1.3 Initial Guess, Time Step Size, and Scaling ...................... 26 
2.1.4 Forcing Convergence ..................................... 28 
2.1.5 Choice and Implementation of Transform Map ................... 28 
2.1.6 Limitations of Convergence Routine .......................... 36 
2.2 Transformation to IIR Digital Filters ............................. 37 
2.2.1 Definition of State Variables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 
3.0 Software Issues in mocisin ........................................ 40 
3.1 Introduction of Voltage Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 
3.1.1 T, P1, P 1, and P 2 Generation Algorithms ...................... 41 
3.2 Capability of Reading Netlist ................................... 56 
3.2.1 Circuit Size Determination and Memory Allocation ............... 56 
3.2.2 Admittance Element Assignments ............................ 57 
3.2.3 Independent Source Assignments ............................. 58 
3.2.4 Linearly Dependent Source Assignments ....................... 59 
3.2.5 Nonlinearly Dependent Source Assignments ..................... 62 
3.2.6 Netlist Entry of Nonlinear Functions .......................... 64 
3.2. 7 mocisin Preprocessing Requirements .......................... 65 
3.3 Dynamic Time Steps ......... · ......................... ;. ...... 67 
3.3.1 Generation of Time-Independent Matrices ...................... 67 
3.3.2 Generation of Time-Dependent Matrices ....................... 68 
4.0 Conclusions ................................................... 70 
4.1 Advantages of Algorithm and Software ............................ 70 
4.2 Topics of Further Program Developments . . . . . . . . . . . . . . . . . . . . . . . . . . 71 
4.2.1 More Efficient Convergence Algorithms ........................ 71 
4.2.2 Parsing Routine for Nonlinear Function Defintion ................. 72 
4.2.3 Automatic Substitution of Nonlinear Elements with Appropriate Model . 73 
.~ 
· 4. 2.4 Dynamic Time Steps ..................................... 73 
4.2.5 State Variable Considerations ............................... 7 4 
• 
- IV -
I 
'. 
.. 
Bibliography ................................................... ·. 76 
Appendix A: Format of Netlist Parameters ............................... 77 
Appendix B: Structures, Functions, and Arguments ......................... 85 
Appendix C: Format of moc.mat . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 
Appendix D: Example Circuits . . . . . . . . . . . . . . . . . . . . . . . . ................ 137 
Vita .......................................................... 169 
f 
- V -
. .• 
List of Figures 
Figure 1.1 Block Diagram Representation of MoCiSiN ....................... 5 
Figure 1.2 Simplified Block Diagram of Y-1 Block .......................... 5 
Figure 1.3 Complete Block Diagram of Y-1 Block .......................... 7 
Figure 1.4 Modeling a Simple Nonlinear Element ........................... 9 
Figure 1.5 Black Box Interpretation of mocisin Engine ....................... 11 
Figure 1.6 Organization of main Procedure of mocisin ....................... 13 
Figure 1. 7a Organization of read_netlist Procedure of mocisin . . . . . . . . . . . . . . . . . 15 
Figure 1.7b Organization of read_netlist Procedure of mocisin (cont'd) ........... 16 
Figure 1.8 Organization of compute Y Procedure of mocisin . . . . . . . . . . . . . . . . . . . 19 
Figure 2.1 Forward Difference Transform Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 
Figure 2.2 Backward Difference Transform Map ........................... 31 
Figure 2.3 Bilinear Transform Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 
Figure 2.4a Capacitive Transform ..................................... 34 
Figure 2.4b Inductive Transform ...................................... 34 
Figure 2.5a Capacitive Digital Filter Block ............................... 35 
Figure 2.5b Inductive Digital Filter Block ................................ 36 
Figure 3. la Grounded Cluster of Voltage Sources . . . . . . . . . . . . . . . . . . . . . . . . . . 43 
Figure 3 .1 b Ungrounded Cluster of Voltage Sources . . . . . . . . . . . . . . . . . . . . . . . . . 43 
Figure 3.2 Flow Diagram for read_gnd_sources ........................... 46 
Figure 3.3 Flow Diagram for fill_ Vflag ................................. 48 
Figure 3.4 Flow Diagram for fill_Hflag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 
Figure 3.5 Flow Diagram for process_ V _H_flags .......................... 51 
Figure 3.6 Flow Diagram for fill_Pl_P2 ................................ 53 
Figure 3. 7 Flow Diagram for fill_Plbar ................................. 55 
Figure D.1 A Simple R-L-C Half-Wave Recitifier ........................... 137 
Figure D.2 Output Plot for Half-Wave Rectifier . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 
Figure D.3 Scaled Version of Output for Half-Wave Rectifier .................. 152 
Figure D.4 Common Emitter Amplifier .................................. 153 
Figure D.5 Common Emitter Amplifier with Diodes Replaced by Nonlinear Models ... 154 
Figure D.6 Replication of Nonlinear Generators in Ebers-Moll Circuit ............ 154 
Figure D.7 Output Plot for Common Emitter Circuit ........................ 168 
• 
- VI -
Jp 
ABSTRACT 
' This paper introduces a new method of nonlinear circuit simulation. Mathematical issues 
are briefly discussed, followed by an in-depth discussion of the software package and the 
appropriate processing steps required. Advantages in the algorithm include the reduction of the 
number of nonlinear equations to be solved on a iterative basis, as well as a new reduced modified 
nodal analysis technique for converting analog circuits to their digital equivalents. The nonlinear 
functions available to the user have also been generalized to allow for the analysis of any analytic 
nonlinear function thus making the nonlinear capabilites of the package quite robust. 
The software package is written such that the program can be run either as a stand-alone 
transient analysis nonlinear circuit simulator or in conjunction with another simulation 
environment. The first mode incorporates a netlist parsing routine, signal generator, solution 
routines, printing and plotting routines. The second mode allows the engine of the simulator to be 
effectively interpretated as a black box macro-model simulator that returns the response of a 
macro-circuit to a set of stimuli. Allowing the package to be used in two operating modes 
increases its flexibility while retaining the advantages of the algorithm. 
--~ 
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1.0 Introduction and Background 
Circuit simulation has received :much attention over the years in areas from software 
development to software applications. In the applications end, users have often found that 
simulating a new design is more economical than conducting first-run bench tests, since most 
software packages easily adapt to changes in circuit design. For this reason, more designs are 
being simulated. It is typically true that as the number of designs being simulated increases, so 
does the complexity of the designs. Many of these designs are becoming so complex that the 
simulation time is becoming unreasonably long. This is especially true for designs that are 
. exercised in highly nonlinear modes of operation. 
This is where algorithm and software development come into play. Some desirable 
features of a simulation package include a short simulation time, the ability to simulate a variety 
of linear and nonlinear circuits, and a high degree of user friendliness. The first and second of 
these features relates to algorithm defintion. Specifically, it translates into the need for a robust 
algorithm that uses a reduced set of mathematical operations per time index. The last feature is 
concerned with not only the input and output characteristics of the package, but also the ability 
of the package to interface easily with other simulators. 
This paper introduces and discusses MoCiSiN, the Modular Circuit Simulator for 
Nonlinear macromodels. All three of the features listed above were considered during the 
evolution of MoCiSiN. The next several sections describes some of the general features of 
MoCiSiN. To avoid confusion, MoCiSiN refers to the algorithm employed in the circuit simulator, 
and mocisin refers to the actual software package. 
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1.1 Mathematical Representation of MoCiSiN 
D. R. Frey has developed an algorithm to simulate nonlinear networks that uses the 
following nonlinear circuit equations at, its foundation 
' 
X(t) = A(t)*U(t) + B(t)*F(X(t)) 
Y( t) = C( t)* U( t) + D( t)*F(X( t)) 
Eq. 1.la 
Eq. 1. lb 
where, in the first equation, X( t) is the nonlinear function controlling variable, A( t) and B{ t) are 
convolution operators, U( t) is the input source defintion, and F(X) is the nonlinear function 
representing the nonlinear elements in the circuit under consideration. In the second equation, 
Y( t) represents the desired output quantity, and C( t) and D( t) are convolution operators. All of 
the convolution operators are determined by the circuit topology. The equations shown above are, 
in general, vector valued. Specifically, if the circuit under consideration has j nonlinearities and 
the user requests k different output quantites, then X( t) will be a j x 1 vector,,. and Y( t) will be a 
k x 1 vector. Of course, A, B, C, and D are then appropriately sized convolution matrices. 
An example of a nonlinear function controlling variable is the voltage drop across a 
diode, v d' as in the following equation 
Notice that the Equation 1.la is a actually a nonlinear recursive definition that yields an 
intermediate solution, X. The final solution is obtained through the application of Equation I.lb. 
In order to solve the first nonlinear equation, the algorithm suggests applying the 
definition of discrete-time convolution and separating the nonlinear term into a sum of previous · 
- 3 -
solutions plus the product of a constant with the nonlinear generator. This yields 
n n-1 
X(n) L A(n-j)U(j) + E B(n-k)F(X(k)) + B(O)F(X(n)) Eq. 1.2 
j=O k=O 
X(n) x1 + B(O)F(X(n)) Eq. 1.3 
where x I represents the sum of linear contributions for all time and nonlinear contributions up to 
the last time index and B(O) represents the impulse term found in the impulse response of the 
nonlinear contribution to the solution. This impulse term will from this point be refered to as the 
direct impulse response. This compact form of the nonlinear recursive equation is used to obtain 
the solution at time index n. 
1.2 Block Diagram Representation of MoCiSiN 
As indicated in section 1.1, a compact form of the original nonlinear recursive equation is 
used to obtain the solution, X, at each time index. Figure 1.1 illustrates a block diagram that 
represents a combination of Equations 1.1 and 1.3 and is interpreted as follows. The independent 
input sources and their corresponding incidence definitions are represented as U ( t) and A, 
respectively. Similarly, the nonlinear functions and their corresponding incidence definitions are 
represented by F(X) and B. At each time index, the two-part discrete-time convolution described 
by Equation 1.2 is determined through the use of the Y- 1 block. This operational block is shown 
in simplified form in Figure 1.2. The complete representation is shown in Figure 1.3. 
As Figure 1. 2 suggests, the Y-1 block incorporates memory blocks that help to define 
state varibles in the system; specifically, currents through inductors and capacitors. 
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Furthermore, Figure 1.3 suggests that these memory elements are modeled using infinite impulse 
response filters. It is brought to the attention of the reader that these filters incorporate direct 
impulse paths. Therefore, the YO -l block in Figures 1.2 and 1.3 represents the direct impulse 
contributions from the storage elements and from resistors in the circuit. The specific filter used is 
discussed in section 2.1.5. By using this modeling technique, the convolution described by 
equation 1.2 is performed. In order to perform this convolution, two passes through the Y-1 block 
are required. The first pass uses only the AU( n) product, not the sum of AU( n) and BF(X). This 
is indicated by switch Sl which disables the nonlinear function product BF(X). Using only the 
independent sources in the first pass guarantees that the convolution operation A* U( n) is 
performed from zero to n and that the convolution operation B*F(X) is performed from zero to n-
1, as suggested by the algorithm. The first pass through the Y- 1 block produces one vector of 
node voltages and two vectors of currents (inductor and capacitor). These are re-ordered by the 
Mx matrix operators to produce the x / term found in Equation 1.3. Specifically, the algorithm 
suggests the use of the following equation 
Eq. 1.4 
where MxG V N repr~sents nonlinear sources that are controlled by node voltages or currents 
through resistors, MxL l V N represents nonlinear sources that are controlled by currents through 
inductors, Mxc sV N represents nonlinear sources that are controlled by currents through 
capacitors, and Mxs Is represents nonlinear sources that are controlled by currents through 
voltage sources. Notice that the dimensions of each component matrix of M is nn., x N, where nn., 
is the number of nonlinear sources, and N is the number of nodes in the circuit. Further, the post-
multiplying vectors of voltages and currents are all N x 1. Therefore, the dimension of x / is 
nn., x 1. In this manner, only nn., nonlinear equations are solved, not N. 
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The reader should also notice that i I is a vector of voltages and currents. This vector is used in 
the convergence procedure. This procedure solves the nonlinear equation 1.3 stated above and 
evaluates the nonlinear function after the solution is found. That is, it finds and returns X and 
F(X). 
After the convergence routine returns the value of the nonlinear function ( or functions 
for multi-dimensional circuits), the vector is multiplied by the B matrix and added to the original 
AU ( n) vector. Using this as an input to the Y-1 block begins the second pass through the block 
diagram. This second pass is interpreted as follows. When the solution to the nonlinear 
function(s) is found and BF(X) is added to AU( n), the result is a vector of true currents flowing 
in the circuit. Therefore, the vector leaving the Y-1 block is a vector of true voltages at time 
index n. The following equation allows calculation of all the desired voltage and current outputs .. 
The reader should notice the similarity in the notation to equation 1.4 above. 
y MyG VN + MyL ~VN + Myc sVN + Mys Is + MvF F(X) Eq. 1.5 
1.3 Modeling Nonlinear Elements 
MoCiSiN is designed in general to simulate nonlinear networks, with linear networks 
forming a subset of the overall algorithm. mocisin uses explicit user-defined analytic expressions 
to represent or model a nonlinear element. Since the functions are analytic expressions, mocisin 
can simulate nonlinear elements that cannot be represented by a polynomial expression. 
Furthermore, since the nonlinear functions are user-defined, mocisin can simulate nonlinearities 
that are not available in the library of predefined routines found in other simulators. 
- 8 -
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An example of a model for a nonlinear element is shown in Figure 1.4. 1 
Id Id 
1 
ud Feud> ud 1/g 
I 
Figure 1.4 Modeling a Simple Nonlinear Element 
The diode current obeys the familiar relation, 
The model shown suggests that the diode current equals a linear term added to a nonlinear term. 
That is, 
Assuming the dynamic conductance is taken at v d = 0, it can be shown that 
1 
A Simple Generalized Modeling Technique fo Nonlinear Networks, Frey, D.F., pp. 343-344 
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,. 
Therefore, 
1) iflraVd 
This nonlinear function is now entered directly into the mocisin netlist so that it may be 
referenced by a voltage-dependent current generator. Notice that the exponential is not explicitly 
reduced to a polynomial expression or series expansion. 
1.4 The Two Operating Modes of mocisin 
I \/.,.. 
< ' 
·-As the name implies, mocisin is written in a modular fashion that makes it possible to 
use it in two modes. The first mode is a self-contained transient-analysis circuit simulator. That 
is, it will simulate a linear or nonlinear circuit that is entered in the form of a circuit description 
file. The reader should note that the analytical form of the nonlinear function must be internally 
available upon execution. See the section 3.2. 7 for further information. 
The second mode of operation uses the engine of mocisin to compute the output 
quantities given the input and size of the time step. That is, the simulator is now treated more 
like a black box; given an input, the engine of mocisin will return an output. This feature is 
illustrated in Figure 1.5. The format of the function call to the mocisin engine is 
computeY (input, output, t) 
The user should notice the format of the input and output vectors shown in the diagram. The 
state variab.les for the inductors and capacitors are defined in section 2.2.1. 
- 10 -
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Figure 1.5 Black Box Interpretation of mocisin Engine 
compute Y does not read the netlist directly, but reads the file moc.mat. This file contains 
time-independent information about the particular circuit currently being simulated and is 
created internally by a call to the procedure write_moc_mats by the main procedure of mocisin. 
The time-indepe~ent matrices themselves are generated by the procedure gen_t_ind_mats. 
Therefore, if compute Y is used as a simulator engine, then the matrices provided by 
gen_t_ind_mats and write_moc_mats for each circuit must be available in the current 
directory. The specific format of moc.mat is found in Appendix C. 
This second mode lends itself to general simulation applications. That is, if one wishes to 
simulate a macromodel, then all the information required by computeY is found in moc.mat. 
Therefore, one can create different files to represent different functional blocks, or macromodels. 
Each time a different version of moc.mat is referenced, a different circuit is described. 
Furthermore, the generation of moc.mat is performed from within mocisin, thus minimizing the 
processing overhead placed on the user. 
- 11 -
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1.5 Flowchart of mocisin 
mocisin is designed with a fairly flat architecture that is· viewed from two perspectives. 
That is, since mocisin can operate in two modes, the 'control center' can exist in two different 
parts of the program. Specifically, if used as a stand-alone simulator, the control center is the 
procedure main. However, if only the engine of mocisin is used, then computeY becomes the 
logical control center. The next two sections describe how these two central points of mocisin are 
organized. 
1.5.1 Organization of main 
Figure 1.6 illustrates the organization of the main procedure, and the functions over 
which it has direct control. The first two operations that are performed are the circuit file is 
opened and the vital information of the circuit is read. This vital information is read by the 
procedure count_nodes_srcs and includes three vital parameters. Specifically, these include the 
maximum node number in the circuit, the number of independent, linearly dependent, and 
nonlinearly dependent sources, and the quantity and types of outputs requested. 
After this vital information is determined for the current circuit under analysis, 
temporary structures are dynamically allocated the appropriate amount of memory by the 
procedure alloc_mem. This memory is only used to store the circuit topology and define the 
time-step invariant structures that are used during the simulation. Therefore, this memory is de-
allocated before the simulation begins. After the memory is reserved, control of the program is 
passed to read_netlist. This procedure scans the netlist and fills the low level structures with the 
circuit information. These structures are the nodal admittance matrices and the voltage and 
current source incidence structures. 
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Figures 1. 7 a and 1. 7b illustrate further that read_netlist also calls several other functions 
that perform the operations needed to allow mocisin to incorporate voltage sources in the 
simulation process.· Specifically, these procedures are read_gnd_srcs, fill_ Vflag, fill_Hflag, and 
process_ V _H_flags. For more information see the section 3.1.1 titled T, P1, Pi, and P2 
Generation Algorithms. 
After these structures are derived from the circuit netlist, write_ckt_mats is called. This 
procedure writes the fundamental structures that describe the circuit to a file in the current 
directory. Specifically, if the circuit file has the name filename.ckt, then the file containing the 
matrices is named filename. mat. The user should note that if filename. mat already exists in the 
current directory, then its contents are replaced with the current information. Although the 
information itself is used, this disk-file is not used by mocisin during the course of the simulation. 
The information is simply made available to the user for reference in case there is an error during 
the simulation. 
Once the low-level matrices are defined and filled, the • main procedure calls 
gen_t_ind_mats. This procedure computes the intermediate time-step independent matrices that 
are used to generate the time-step dependent matrices used in the simulation. As indicated in 
section 1.4, these time-independent matrices are written to the file moc.mat by the procedure 
write_moc_mats. Unlike the previous file mentioned, this file is used during the course of the 
simulation. Therefore, alterations to the file will most certainly cause abnormal program 
/ 
termination. 
Upon completion of creating moc.mat and writing the appropriate information, the 
temporary structures used to describe the circuit are destroyed. Specifically, the memory reserved 
for them is returned to the heap so that excess memory is not allocated needlessly. At this time, 
the preprocessing is complete and the actual simulation begins. Control is passed to the procedure 
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gen_sigs which acts as a buffer between the main procedure and the engine, computeY. That is, 
gen_sigs generates the time-independent signals and presents computeY at each time index with 
a vector of independent inputs and state variables in the format previously shown. In return, 
gen_sigs expects a vector containing the outputs followed by the derivative of the state variables. 
After all time points are processed, gen_sigs returns the vectors of input signals applied 
• 
to the circuit and the corresponding responses. Finally, control is passed to the procedure 
mainmenu. This is an input/output processing routine that allows the user to view the data in 
either tabular or graphical form via calls to procedures printtable or plotfcns, respectively. At the 
end of examining the data, the user may start a new simulation simply by choosing the rerun 
option in the main menu, or quit the program entirely. 
1.5.2 Organization of computeY 
As indicated previously, the procedure compute Y is considered the 'engine' of mocisin. 
. 
. This procedure is designed with the idea of a black box in mind and is shown in block diagram 
form in Figure 1.8. That is, a vector of inputs is presented to computeY and it returns a vector of 
outputs. The first time the procedure is called, some preprocessing must take place. Specifically, 
since no circuit information is passed in the parameter list to compute Y, it must be generated 
before any simulation takes place. The first step is to read the time-independent circuit 
information from the file moc.mat. Implicit in this action is the dynamic allocation of the 
appropriate memory in which to store the information read from the disk file. 
After the time-independent information is read, the time-step dependent matrices are 
created. The user should note that along with the input and output vectors, the current time-step 
is also passed as a parameter to the procedure computeY. This current value is compared with the 
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previous value (stored as a single static double precision number). If the two values are different, 
then a new set of time-step dependent structures are generated, replacing the old. If the two 
values are the same, then the structures from the previous time index are used, since the 
structures are dependent upon the time step and not the time index. 
The first signal-processing step performed in compute Y is the generation of the vectors of 
node voltages and branch currents produced by processing the Y-1 block, as illustrated in 
Figure 1.1. This entire process is accomplished by one matrix multiplication in a call to the 
procedure sim_ Y _inv. Recall that during the first pass, the nonlinear function generators are not 
defined. Therefore, they do not contribute any signal components. This is flagged to sim_ Y_inv 
by setting the pass parameter equal to one (see Appendix B for the syntax of the call to 
sim_ Y _inv). 
The next step is to perform the appropriate matrix multiplications that allow the set of 
nonlinear equations to be solved, as described by Equation 1.4. That is, after the N x 1 size 
vectors of node voltages and currents are found through the call to sim_ Y _inv, they are re-
ordered so that they correspond to the appropriate nonlinear equations. The reader should realize 
that if the circuit is purely linear, then this and the next few convergence steps are not performed. 
After this re-ordering of values, the nonlinear equation or equations described by Equation 1.3 are 
solved by a call to converge. This procedure then returns two vectors; the vector of solutions, X, 
and vector of the nonlinear function applied to each appropriate solution, FofX. Calling the 
general matrix multiplying procedure, matmult, allows the nonlinear FofX vector to be multiplied 
by the B feedback term shown in the block diagram. 
A second call to sim_ Y _inv with pass equals two produces the true vectors of node 
voltages and currents. Further, the second call to sim_ Y _inv updates the state v'ariables and 
calculates the derivatives. The fin-al step performed in computeY is the re-ordering of the 
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solutions provided by sim_ Y _inv into the format requested by the user. Recall that Equation 1.5 
represents this operation. After this re-ordering, the vector of outputs is returned to the calling 
procedure, gen_sigs. 
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2.0 Mathematical, Issues of mocisin 
,• 
mocisin is a program written in Unix V C that has evolved from a software package 
requiring a formidable amount of user preprocessing to one that analyzes the transient response of 
a nonlinear circuit with a minimum amount of software preprocessing. In this chapter, some of 
the mathematical concepts behind mocisin will be described, along with problems encountered 
and solutions used. 
2.1 Convergence Issues 
Since mocisin is designed to simulate nonlinear circuits, several issues of convergence 
require discussion. Clearly the most important topic concerns the accuracy of the resultant 
solutions. Several problems are encountered when nonlinear equations are analyzed. Some are 
inherent in the nonlinear equation itself whereas others are manifested in the application of the 
equation. These issues are discussed in the following sections. 
2.1.1 Convergence Method 
The first topic that must be covered is the method of convergence. The most common 
nonlinear elements found in analog circuits obey the diode current law, which has the familiar 
form 
where Id is the current throug;h the diode, Ir., is the reverse saturation current, q is the charge on 
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an electron, k is Boltzmann's constant, T is temperature in Kelvin, and V d is the voltage drop 
across the diode. 
Since many operational amplifier macromodels employ bipolar junction transistor input 
stages (which are typically modeled with diodes), this function appears throughout a wide range 
of simulated analog circuits. Since this function is so widely applicable for nonlinear circuit 
modeling and simulation, a convergence method that yields accurate results for exponentially 
-.,,I, 
nonlinear equtions is required. 
Since the analytical form of the nonlinearity and its derivative are known and well 
behaved, Newton's method is chosen as the convergence method. Recall that Newton's method 
can be expressed in the following steps: 
1. Choose a first guess, Xo, for the solution to the nonlinear equation, G(X). 
2. For iteration i+l, find the solution, Xi+l' from the iterative equation 
3. Repeat step 2 until the solution Xi+l satisfies the given error criteria. 1 
As stated earlier, the form of the nonlinear equation is 
X =AU+ BF(X) 
\ 
\\ where, in the case of a diode nonlinearity, F(X) is the current equation Id(v) less the linear \\ 
solution. If we let G(X) represent the nonlinear function when written as a homogeneous 
1 Swokowski, E. W., Calculus with Analytic Geometry, pp. 539-540. 
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equation, then 
G(X) =AU+ BF(X) - X 
and Newton's method can be performed. 
For or1e-dimensional circuits (i.e. circuits with only one nonlinearity), Newton's method is 
easily computed. However, it becomes computationally inefficient when higher ordered circuits are 
simulated. This is because the constants in the nonlinear equation above become n-dimensional 
matrices for circuits with n nonlinearities. The method desribed above, however, can be used for 
both single and multi-dimensional circuits. -
Specifically, if there are n nonlinearities in the system, then the homogeneous function 
G(X) becomes a vector valued function, 
where each of the gi(xi) terms represents the ith nonlinear equation of the system. The general 
equation then becomes 
G(X) AU + B F(X) X. 
It follows that the vector of solutions at time i+ l are obtained by th-e relation 
Where the derivative is the· Jacobian of the vector G(X) 2, and is expressed as 
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Notice that since the vector of solutions, X, changes with each iteration, G1 (X) and hence 
G1 (X)- 1, must be evaluated at each iteration. 
An advantage to using Newton's method is that since it is clearly an iterative process, it 
is easily implemented in a simulation environment where several iterations may be necessary to 
converge upon an answer with the requested degree of accuracy. 
The function call to the convergence routine passes the constants ( or matrices) AU, B, X, 
and the first guess. The solution(s) is (are) returned in X. 
2.1.2 Error Criterion 
When solving for a vector of solutions to a set of nonlinear equations by an iterative 
process, there must exist some criteria that dictates whether the current solutions are reasonable. 
In mocisin, the error is determined by the following process. Variables Ll1 and d 2 are defined as 
. 
2 Swokowski, E. W., Calculus with Analytic Geometry, p. 951. 
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follows, assuming the circuit under consideration has k nonlinear elements 
~1= S1(n-1) - S1(n) 
where 
k 
S1(m) I: abs (xk(m)) 
i = 1 
and 
where 
That is, ~ 1 equals the difference of the sum of the absolute values of the previous solutions and 
the current solutions, whereas ~ 2 equals the difference of the sum of the actual previous and 
current solutions. The following comparisons are then made 
and 
The purpose of the first inequality is to determine whether the new solutions are within a 
certain percent error of the previous solutions. This percentage is given by error. The second 
inequality determines whether the absolute difference between the two sets of solutions is greater 
than an absolute tolerance, specifically 0.02. This tolerance has found to be reasonable for 
nonlinearities that obey the diod~ current law, which has a typical forward active solution of 
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roughly 0.7 volts. Clearly, this absolute tolerance may change for different nonlinearities with 
different ranges of operation. If either of the two inequalities is true, then a new solution is 
determined by another iteration of Newton's Method. If both inequalities are false, then the 
current solutions are used and returned to the calling procedure. 
2.1.3 Initial Guess, Time Step Size, and Scaling 
Newton's method performs well when it is presented with a first guess that is reasonably \1 . 
close to the true solution to the nonlinear equation. However, if the first guess is unreasonable for 
the function being simulated, then the number of iterations required for convergence will increase. 
In the worst case, if the first guess is not within the region of convergence for that function, then 
Newton's method will never return a solution that is within the desired degree of accuracy. 
When this issue is applied to the simulation algorithm employed by mocisin, convergence 
failure can occur for primarily two reasons. In the first scenerio, Newton's method is given the 
constant term in tl1e homogeneous equation as the first guess (i.e. the AU term). Remember that 
part of this includes a term representing the convolution of the impulse response of the linear part 
of the circuit with the inputs. If this linear solution overpowers the nonlinear solution, then the 
first guess applied to the nonlinear function F(X) can cause the result of the first iteration to be 
many orders of magnitude greater or smaller than the true solution. This in turn has an effect on 
the next value applied to the nonlinear function in Newton's method, which can aggravate the 
situation. This problem is solved by using the solution at time index i as the first guess to the 
solution at time index i+l. For this method to be successful, it- is implicitly understood that the 
controlling variable of the nonlinearity does not change sharply with time. If it does, then the 
second scenerio is presented. 
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The second scenerio involves the internal time step of the simulation. If the time step is 
too large, then the linear term in the nonlinear equation G(X) will dominate the second iteration 
of the convergence loops. That is, even if the solution at time index i is used as the first guess to 
the solution at time i+ 1, the constant term, AU, in the nonlinear solution can still substantially 
change the next guess of the iteration. This results in solutions that may once again be several 
orders of magnitude from the true solution. The solution to this problem is directly related to the 
time step size of the simulation. Specifically, the step size must be chosen such that the inputs do 
not change substantially with time. 
A final potential source of convergence failure is the magnitude of the nonlinear equation 
operator matrices. Specifically, since mocisin uses the nodal admittance approach, several 
' matrices containing circuit topology information are generated. The mathematics of the algorithm 
indicates that since B in the nonlinear equation represents a direct impulse response, it contains 
contributions of the elements in the circuit as they appear in the nodal admittance equation, Y 
V N = I. The primary nonlinear model used to test mocisin represents a diode, and consists of a 
nonlinear current generator in parallel with a resistor. The value of the resistance is 2.5 x 10130, 
assuming Ir., = 1 x 10-15 A. Therefore, 4 x 10-140-1 will appear on the diagonal of Y in one 
location if the resistor is grounded, and in others if it is not grounded. Since this value is 
atypically large, a method is used that attempts to normalize the main diagonal of the nodal 
admittance matrix. Specifically, after the largest element on the main diagonal of Y G is found, all 
the elements of the matrix and all corresponding incidence structures used in the nodal 
admittance equations are scaled by this value. 
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2.1.4 _Forcing Convergence 
The previous section covers several issues of convergence that are not under direct control 
of the convergence procedure. Within the convergence procedure itself, some additional constraints 
may be applied to the nonlinear equation being evaluated. For example, in the case of a diode 
nonlinearity, one may assume that the forward bias voltage of the element never exceed one volt 
( or some other predetermined threshold). If the result of the ith iteration produces a solution of 
anything greater than the threshold, then that intermediate solution is artificially forced to one 
volt. This causes the true solution to be reached faster than if the original solution was used. This 
method is particularly effective for highly nonlin~ar functions such as diodes, since a small change 
in the controlling voltage has an enormous effect on the current. 
Clearly the particular threshold used for one nonlinearity may be completely 
inappropriate for another. Since the convergence threshold is most likely different for different 
nonlinearities, mocisin allows the user to optional!)' define the threshold in the input circuit 
description file. The user is referred to Appendix A for the syntax convergence limit definitions. 
Use of this feature will increase the rate of convergence for functions with guaranteed convergence, 
and increase the likelihood of convergence for other nonlinearities. This is especially true for 
Newton's method, since each iteration requires matrix inversions and multiplications for multi-
dimensional nonlinear circuits. 
2.1.5 Choice and Implementation of Transform Map 
Since mocisin is designed with analog circuit simulation in mind and computers are 
employed to obtain the solutions, a transformation from the analog domain to the digital domain 
must occur. There exists several transform maps to perform this operation. Three of the most 
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common are the forward difference, backward difference, and bilinear transforms. All three maps 
are modeled using either finite or infinite impulse response filters, and each approximates a 
differential as the difference between two successive data points. However, each map has certain 
characteristics that make them more or less appropriate for circuit simulation. 
When performing analog to digital transformations, several conditions must be met to 
insure that the new (digital) system faithfully represents the original (analog) system. For 
example, the imaginary axis of the s-domain in an analog system should ideally correspond to, or 
map into, the unit circle of the z-domain in the digital counterpart of the same system. If this 
occurs, then each point on the complex axis (i.e., each analog frequency) has a digital 
counterpart. If this condition is not met, then that particular transform map may not yield 
accurate results for all frequencies under consideration. 
A second condition that should be met involves the stability of the systems. Specifically, 
stable analog systems should transform into stable digital systems. Since the poles of a stable 
analog network function lie in the left-half side of the s-plane, this implies that these same poles 
should map in such a way that they lie inside the unit circle in the z-plane. If this condition is not 
met, then a stable analog system could map into an unstable digital system. When this idea is 
applied to circuit simulation, it is seen that a stable analog circuit may not simulate if the 
improper transform map is used. 
As mentioned previously, three popular transformations exist; the forward difference, the 
backward difference, and the bilinear transform. All three can be implemented by a simple 
substitution of the complex variable s with a function of the digital domain representation, z. For 
example, the forward difference map is 
s z - l T 
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T z-1 
where T is the digital sampling time of the system or simulation. From this equation, the inverse 
map is derived to be) 
z = l + sT. 
Making the usual substitution of s = jw allows us to derive the mapping characteristics. Figure 
2.1 illustrates the results. 
z-plane 
s-plane 
l 
Figure 2.1 Forward Difference Transform Map 
C 
Notice tl1at the condition of stability does not hold since the map allows for an extension to ±oo 
in the z-plane. That is, left-half plane poles are allowed to exist outside the unit circle in the z- ~ 
plane, thus transforming stable analog systems into unstable digital systems. For this reason, the 
forward difference map is discounted as an acceptable transform method for use in mocisin. 
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The second map mentioned is the backward difference. The mapping equation is 
s 
The inverse transform is therefore 
z 
z - l 
Tz 
1 
1 - sT 
1 -1 
- z T . 
Once again, letting s 
shown in Figure 2.2. 
jw allows the graphical representation to be derived. The results are 
s-plans z-plane 
1 
Figure 2.2 Backward Difference Transform Map 
This graph illustrates that even though the jw axis in the s-plane doesn't map directly to the 
circumference of the unit circle, the system transformation is stable since stable poles in the s-
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plane map to stable poles in the z-plane. Since the resulting systems are stable, the backward 
difference method appears to be a viable candidate for analog-to-digital transformations. There is, 
however, a disadvantage to using this transform method for circuit simulation. Specifically, the 
problem lies in the sampling time constraints. Since 
one should realize that in order to let z approach 1 ( to simulate a transform that maps the 
imaginary axis to the unit circle), T needs to be sufficiently small compared to s. This implies 
that the sampling frequency of the simulation needs to be quite high (f., == 1/T). In the 
development of mocisin, this became an unreasonable requirement, since higher sampling 
frequencies implies more calculations and hence increased processing time. For this reason, the 
backward difference method is also discounted. 
The final method of analog-to-digital transformations mentioned is the bilinear map, 
which is expressed as 
s 
and whose inverse transform is 
2 z - l 
T z + 1 
z 
1 + (T/2) s 
1 - (T/2) s 
From the literature3 , it is shown that the mapping characteristics follow the ideal, and are shown 
3 Oppenheim, A. V. and Schafer, R. W., Digital Signal Processing, pp. 203-211. 
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in Figure 2.3 That is, the imaginary axis of the s-plane maps into the circumference of the unit 
circle of the z-plane, and stable analog systems are transformed into stable digital equivalents. 
Since the imaginary axis is properly mapped, there is no need to worry about sampling times 
having an effect upon the accuracy of the transformation (although the sampling rate does have 
an effect upon the likelihood of convergence, as mentioned in section 2.1.3). For these reasons, the 
bilinear map is chosen as the method by which analog-to-digital transformations are performed. 
z-plane 
s-plane 
1 
Figure 2.3 Bilinear Transform Map 
Since digital filters are employed in the algorithm used by mocisin, a filter that realizes 
the bilinear map is needed. Figures 2.4a and b represent the systems that require transformations 
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into the digital domain .. Specifically, they are the Laplace transforms of the conductance forms of 
capacitors (sC) and indcuctors (1/ sL). 
X s y X 1/s y 
Figure 2.4a Capacitive Transform Figure 2.4b Inductive Transform 
The transfer function for each element is given as 
y == sx 
and 
y == ! x. 
From the definition of the bilinear transformation, this implies that the digital equivalents are 
and 
y = [ ..f. 1 - Z-l J X T 1 + z-1 
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respectively. These equations can be written as 
y= 
where a 0c = 2/T, a1c = 4/T, and as 
y= 
aoc - (a1c - aoc) z-1 
1 + z-1 X 
X 
where a01 = T /2, a11 = T. Figures 2.5a and b illustrate how these functions are implemented 
using IIR digital filters. These digital filter representations replace the s and 1/ s operations in the 
block diagram of the algorithm used by mocisin. 
X 
-
-1 
z 
Figure 2.5a Capacitive Digital Filter Block 
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Figure 2.5b Inductive Digital Filter Block 
2.1.6 Limitation of Convergence Procedure 
The procedure converge is written such that mocisin can simulate circuits with any 
number of nonlinear elements, provided the functions and their derivatives are defined. The 
procedure itself, however, has a critical limitation. The problem lies in the calculation of G1 (X) 
and the assumptions made about the nonlinear functions. Specifically, section 2.1.1 implies that 
, 
the Jacobian of G(X) is used as its derivative. This means that the off-diagonal terms in G1(X) 
are partial derivatives of gi(x) with respect to the individual vector component, xi where i =/= j. 
Since converge assumes that the nonlinear functions are not dependent upon solutions of other 
nonlinear functions, all the off-diagonal terms are zero. This assumption presents no problems 
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when the nonlinear functions are not explicitly dependent upon solutions of other nonlinear 
functions (which is typically true). However, if the user wishes to simulate a circuit with such 
nonlinearities, then converge will need a modification in code that generates G1 (X). 
2.2 Transformation to IIR Digital Filters 
The fundamental equations on which mocisin is based are given in section 1.1. In a 
simplified interpretation, these equations indicate that the response of the circuit is based on the 
convolution of the input with the impulse response of the circuit. For analog circuits, this 
inherently implies that the convolution takes the form of an integral. However, when 
implementing the algorithm as a computer program, the integral takes the form of a discrete-time 
summation. This indicates that a transformation from the analog to the digital domain is 
required (see section 2.1.5 for the transform map selection). Such a transformation is easily 
implemented using digital delays, as illustrated in the block diagram of Y-1 of Figures 1.2 and 
1.3. These delays beg the question of the definition of state variables. The next two sections 
consider the definition and manipulation of the state variables used by mocisin. 
2.2.1 Definition of State Variables 
Figure 1.3 illustrates the entire block diagram used to represent the Y-1 matrix in the 
modified nodal analysis. The reader should (&qtice that digital delays are used to model the 
.. 
reactive elements of the circuit. Since these values must be retained from one time index to the 
next, two vectors are generated that correspond to the appropriate inductive or capacitive state 
variable. The specific values that are stored as the state variables are indicated in the figure as 
,._,,() . ) 
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sV N and lv N· The reason that these values are stored and not the values of the delays themselves 
(z-1 and z-1) is because the nonlinear and output equations require sV N and lv N to obtain th·e L C 
current through the appropriate reactive elements, as indicated by Equations 1.4 and 1.5. 
Section 1.4 indicates that the state variables upon entry into compute Y are not quite the 
same as the state variables upon exiting compute Y. Specifically, the input vector contains a list of 
the independent voltage and current sources followed by the values of the inductive and capacitive 
state variables from the last time index. Upon exiting, the output vector contains the desired 
current and voltage solutions, followed by the derivative of the inductive and capacitive state 
variables. The following method is used to compute the derivatives. Since bilinear transform 
dictates that the feedback paths in the digital delays of the Y- 1 block have a magnitude of one, 
the following state equations can be written 
!v k+1 _ [v k+1 + -1 {k)J s N · - all N z L 
SVN k+1 = [v k+1 -1 (k)J alC N - z C 
therefore 
k+l k 
a 1 c. VN - 2 sVN 
Dividing each of these quantities by the time step of the simulation, T, yields the derivative of 
the state variable at time step k+l. 
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The user should keep in mind that if only compute Y is used, then the state variables 
returned must be integrated before they are sent to compute Y at the next time index. 
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3.0 Software Issues of mocisin 
Chapter 3 is concerned with the software aspects of mocisin. That is, this chapter 
describes the architecture and implementation of some of the structures used to store circuit 
elements, and the processes used to implement both common and awkward elements from a nodal 
analysis point of view. For example, the first section outlines the method used that allows voltage 
sources to be used in the Modified Nodal Analysis. 
3.1 Introduction of Voltage Sources 
Conventional nodal analysis requires conversion of all voltage sources to their Norton 
equivalents, so that the nodal admittance equation 
is satisfied, where Y N is the nodal admittance matrix, V N is the vector of node voltages, 15 is the 
vector of input current sources, and N is the number of nodes in the circuit. However, in an effort 
to make mocisin as general as possible, the use of voltage sources in their explicit form is 
required. In order to achieve this goal, the nodal admittance equation above must be expanded, 
and a second set of equations is necessary. The expanded nodal admittance equation can be shown 
to be 
where Av.,iv., is the contribution of unknown currents through voltage sources. The algorithm 
suggests the following set of voltage equations for the second set of equations 
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Here, T, Av, Arv, and Anv are matrices that order the voltage equations. 
3.1.1 T, P1, P1, and P2 Generation Algorithms 
It is suggested that in order for voltage sources to appear in the circuits to be simulated, 
specific operator matrices require definition. When properly combined, these operator matrices 
eliminate the unknown currents in voltage sources from the nodal admittance equation. The net 
effect is that a somewhat modified version of nodal analysis is performed. The first operator is T. 
The purpose of this matrix is to sequentially list the incidence of each voltage source on the nodes 
in the circuit. Since the sole purpose of T is to describe the orientation of each of the voltage 
sources, its dimensions are nv., x N ( where nv., is the number of voltage sources, and N is the 
number of nodes). Therefore, each row of T corresponds to the next voltage source found in the 
circuit desription file and, for ungrounded sources, has a 1/-1 pair in the corresponding N+ and 
N- columns. Similarly, if the source is grounded, then only one 1 or -1 will appear in the 
appropriate column of the current row. 
The voltage sources are arranged in the T matrix in the following order: 
Independent first 
Linearly Dependent second 
Nonlinear last 
After all the voltage sources are read from the netlist and T is filled appropriately, P 1, 
P 1 , and P 2 are generated. As described by the algorithm, the purpose of P 1 is to determine which 
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of the equations in the expanded nodal admit~ance equation are used and which are replaced by 
' 
! 
i 
I 
voltage source equations. P2 continues th~) processing by describing how the voltage source 
/ 
equations are arranged in the modified nodal admittance equation. When P 1 and P 2 are used in 
conjunction with each other, two equations that describe the circuit are combined into one. 
Since P 1 premultiplies the current source equations, it has dimensions of N x N. 
Furthermore, since P 2 premultiplies the voltage source equations, it has dimensions of N x nv.,. If 
no voltage sources appear in the circuit under consideration, then no current source equations are 
replaced by voltage source equations. This implies that P 1 should be initialized to the identity 
matrix, and P 2 should be initialized to the zero matrix. After the matrices are properly 
intialized, the next step is to fill them. 
Since voltage sources can bridge several consecutive nodes in a circuit, it is necessary to 
consider clusters of voltage sources. A cluster is defined as a set of one or more voltage sources 
that link two or more nodes in a circuit together. That is, if the voltage at one node of a cluster 
of voltage sources is known, then the voltage at all the nodes in that cluster are known. Figure 
3.2a illustrates an example of a grounded cluster of voltage sources, while Figure 3.2b illustrates 
an example of an ungrounded cluster. 
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Figure 3.la Grounded Cluster of Voltage Sources 
V 
C 
Figure 3.lb Ungrounded Cluster of Voltage Sources 
- 43 -
\ 
\ 
2 
In order to generate the operator matrices P1 and P2 , all the clusters must be defined. To 
aid in the generation process, two flag vectors are created and initialized to zero. These vectors 
are ca)led Hflag and Vflag, have dimension N and nv,, respectively, and are conceptually 
positioned as follows 
T 
1 0 . . . . . -1 
-1 1 . . . . . 0 
0 0 . . . . . 1 
Hflag 0 0 . . . . . 0 
Vflag 
0 
0 
• 
• 
0 
Notice that T above contains some example voltage sources, all three of which belong to the same 
grounded cluster. The purpose of Vflag is to indicate to which cluster the voltage source on the 
corresponding row in T belongs. The ref ore, if the circuit currently under analysis has a total of 
four grounded and ungrounded voltage source clusters, then Vflag will be filled with numbers 
from one to four, with some, all, or none of the numbers repeated in different rows. As an 
example, if the third row of Vflag contains a '2', then the third voltage source found in the netlist 
belongs to the second cluster. Since the Vflag vector is only of length nv,, it follows that every 
element will be non-zero. 
The purpose of the Hflag vector is to indicate which node is associated with which cluster. 
As an example, if the first, third, and sixth elements of Hflag contain a '4', then nodes one, three, 
and six have voltage sources tied to them belonging to the four th cluster. Notice that since Hflag 
- 44 - \ 
has length N, there must exist elements that are zero. This is so because if every element is non-
zero, then a loop of voltage sources exists, which is clearly impossible. One should note that the 
user does not define the cluster number; it is simply an internal processing mechanism used to 
After the matrices are defined, the grounded clusters are processed. This processing is 
accomplished in two steps. The first s~ep is to find the grounded sources and enter them into 
Vflag, since they define whether a cluster is grounded or ungrounded. The procedure in mocisin 
that performs this operation is read __ gnd_sources. The flow diagram for the procedure is given in 
Figure 3.2, and is briefly described here. Since T already contains the voltage source information, 
the grounded sources are easily found by searching the matrix for all rows that contain only one 
non-zero entry. Therefore, read_gnd_sources sequentially checks each row of T for non-zero 
entries. If a row has only one non-zero entry, then that row corresponds to a grounded voltage 
source (and hence a new grounded cluster). Read_gnd_sources then enters the cluster number 
into the corresponding row of Vflag, and continues the search until all rows are processed. At the 
end of the procedure, read_gnd_sources returns Vflag with all the grounded source information, 
as well as the number of grounded clusters. 
After all the voltage sources that are explicitly grounded are entered into Vflag, the 
voltage sources that are connected to these grounded sources are found. The processing begins 
with the first non-zero entry in Vflag, which corresponds to the first grounded cluster encountered 
in the netlist. Once again, T is used to determine the dependency of one node voltage on another. 
Specifically, if there exists two rows of T, say i and j where i < j, that have a non-zero entry in 
column k, ·then voltage sources i and j are tied to one another at node k. This means that they are 
members of the same cluster, and hence Vflag should have the cluster number entered into both 
rows i and j. After the current cluster number is entered into Vflag, row j of T is checked for the 
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other occurance of a non-zero entry ( there is guaranteed to be one since a single non-zero entry in 
row j of T would imply a grounded loop of voltage sources). When the second non-zero entry is 
found, the other rows of T are checked for a non-zero entry in the same column. If one occurs, 
then this source becomes yet another member of the current grounded cluster being processed and 
the appropriate entry into Vflag is made. This process is repeated until all the voltage sources in 
the cluster are found and entered into Vflag. Since the grounded voltage sources are processed 
first, this process is repeated for each new cluster number of Vflag. That is, all the voltage sources 
in cluster '1' are found, then all the voltage sources in cluster '2' are found, then ,3·,, etc., until all 
the grounded clusters are processed. 
From the description above, the process of finding all the grounded clusters is 
accomplished quite effectively in software through the use of recursive procedures. The procedure 
in mocisin that finds all the sources in the current cluster is fill_ Vflag. A (low chart is given in 
Figure 3.3. As can be seen by the diagram, it is a recursive procedure that searches T for all 
sources that are tied together, and enters the appropriate cluster number into the appropriate row 
in Vflag. Each time a new source is found in T that touches another voltage source, the procedure 
calls itself to process the new source. Upon exiting fill_ Vflag, all the sources in the current cluster 
have been found and processed. 
Once all the grounded sources are processed, processing the ungrounded sources begins. 
Since all processing done up to this point deals only with grounded sources, ungrounded sources 
are easily found by the presence of a zero in. Vflag. The method of finding all the members of the 
current ungrounded cluster is exactly the same as that for the grounded cluster. The only 
difference between processing ungrounded versus grounded clusters is that an ungrounded cluster 
is flagged by a zero in Vflag, instead of the next highest cluster number. Processing the 
ungrounded clusters is complete when there are no more zero entries in Vflag. 
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After all the cluster information is entered into the rows of Vflag, processing begins on 
Hflag. Recall that the entries in Hflag indicate to which cluster that particulat column (node in 
the circuit) belongs. For example, if the third entry of Hflag contains a '2', then node three in the 
circuit is associated with the second cluster of voltage sources. Filling Hflag is easily accomplished 
/ 
by searching the columns of T for a nonzero entry, and is illustrated in Figure 3.4. If one exists 
(say on row i of T), then the column in Hflag is assigned the same value as row i in Vflag. This 
process is repeated until all the entries of T have been processed. The name of the procedure in 
mocisin that accomplishes this task is fill_Hflag. In addition to returning the processed version of 
Hflag, fill_Hflag also returns the number of voltage source clusters in the circuit. This is needed 
during the generation of the operator matrices. 
After T is processed and Vflag and Hflag are produced, P 1, Pi, and P 2 are generated. The 
procedure that performs this matrix generation is process_V_H_flags. Figure 3.5 shows the 
flowchart. As can be seen from the flowchart, this procedure is divided into two sections. The first 
half processes grounded sources whereas the second half processes ungrounded sources. In each 
case, fill_Pl_P2 is called which makes the appropriate changes in P 1 and P 2 • Let us consider a 
grounded cluster of sources first. Since the entire cluster is grounded, all the node voltages in that 
cluster are known. Therefore, all the voltage source equations corresponding to the specific voltage 
sources are replaced in the modified nodal analysis by current source equations. Notice that in 
this case, there exists k voltage sources and k known node voltages. For ungrounded clusters, 
however, all the nodes are determinable only after one of the node voltages . is known. That is, 
there exists k voltage sources and k known node voltages provided that one of the node voltages is 
known. This is equivalent to saying that there are k voltage sources and only k-1 known voltages. 
In this case, the first voltage source in the cluster is used as a summing or reference point for all 
the other sources in the cluster. That is, the dependence of all the voltage sources in the cluster 
--~-
.... 
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are represented in the equation of the first voltage source of that cluster encountered in the Hflag 
vector. In this case, all but one of the voltage source equations are replaced by current source 
equations. 
As mentioned previously, P 1 and P 2 are derived by analyzing the contents of Hflag and 
Vflag. The processing steps are described along the following lines. The reader is referred to 
Figure 3.6 for the flowchart of fill_Pl_P2. Since each column, col, of Hflag corresponds to the 
I 
node in the circuit associated with cluster number Hflag[ co~, col tells us which row in P 1 to zero 
out. Recall that zeroing out row col in P 1 is equivalent to removing current source equation col 
from the modified nodal admittance equation and replacing it by a voltage source equation. The 
specific voltage source equation used is determined by P 2• Since row col in P 1 is zeroed out, row 
col in P 2 must contain a non-zero entry. The column in P 2 that becomes non-zero corresponds to 
the voltage source equation that is substituted into the nodal admittance equation. That is, if 
P 2 [3][5] = 1, then the third current source equation in the modified analysis is substituted by the 
fifth voltage source equation. The particular column of P2 is determined by the Vflag vector. 
Specifically, the Vflag is searched until the appropriate cluster number appears. This row 
determines the first voltage source that is associated with that cluster number, and touches node 
col. This method is used for both grounded and ungrounded sources. The only difference is the 
starting column in Hflag. This is because with ungrounded sources, the first voltage source 
equation is not used, since the current source equation must be used to detemine the unknown 
node voltage. 
Finally, just before process_ V _H_flags terminates, procedure fill_Plbar is called to 
generate}\. This matrix is easily derived by analyzing the contents of P1. Conceptually, P1 starts 
,, 
out as an N x N identity matrix. P 1 is then searched, and for every nonzero row in P 1, the 
corresponding row in I\ is removed. Therefore, P 1 has dimensions nv., x N. This procedure is 
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col++ 
\ 
shown as a flowchart in Figure 3. 7. 
After P 1, Pi, and P 2 are generated, the matrices that describe the circuit are written to a 
<;J 
file with the same first name as the circuit file, with the extension .mat. This is acheived through 
a call to. the procedure write_ckt_mats. This allows the user to see the contents of the matrices 
in the event of a failed simulation. After write_ckt_mats has completed its duties, control is 
returned to the main procedure. 
. ,..,...., 
r 
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3.2 Capability of Reading Netlist 
Early versions of mocisin required manual entry of the circuit elements into many of the 
matrices used during the simulation. Since this method requires a recompilation of mocisin for 
each new circuit, a front-end processor is incorporated that reads a circuit netlist and 
automatically determines the size of the circuit in terms of circuit elements (specifically number of 
nodes, voltage, and current sources). In this manner, only one executable version of mocisin is 
needed. This section describes the method used to read the netlist, allocate the appropriate 
memory, and enter the elements into the structures that are needed for the simulation. 
The user should heed one important warning when writing netlists. mocisin does not 
differentiate between element names. This may or may not present problems. For example, if the 
circuit currently under simulation has a dependent source that depends upon the current through 
resisitor R5 and 'R5' is used twice in the circuit description file, then the first occurance of R5 in 
the netlist is used as the reference. If this happens to be the correct resistor then there is no 
problem. However, if the second occurance of 'R5' is truly the reference element, then the 
simulation will return incorrect results. The general rule therefore is to use a particular name for 
an element only once. 
3.2.1 Circuit Size Determination and Memory Allocation 
Upon execution of mocisin, the main procedure immediately gives control to the function 
count_nodes_srcs. This function reads the circuit file for the maximum node number, the 
number of different sources in the circuit (independent, linearly dependent, and nonlinear), and 
the number and type of outputs requested. The dimension of the matrices and structures used by 
mocisin is dynamically determined by the maximum node number found in the netlist. mocisin 
- 56 -
r 
does not allow for the exclusion of intermediate node numbers. Therefore, it is imperative that 
node numbers start at zero and increase sequentially. Failure to follow this requirement will lead 
to improper simulation results. Upon reaching the end of the circuit file, the pointer to the file is 
reset to the first line, first column. 
The structure used to store the circuit size parameters is called ckt~size and is accessed 
by mocisin by including the header file struct.h. It is repeated in Appendix B for user reference. It 
! 
is imperative that the circuit desribed by the circuit file follow the format outlined in Appendix 
A. Deviations from this format could result in improper simulation results or abnormal program 
termination. 
Upon sucessful completion of count_nodes_srcs, control is passed ·to alloc_mem, which 
allocates the appropriate memory for the structures used to describe the sources, the nodal 
, 
admittance structure used to desrcibe the configuration of the circuit, and the structures used to 
define the requested outputs. If a specific source type does not exist, then a null pointer is created. 
For example, if the circuit currently under analysis has no independent current sources, then the 
pointer to the A. matrix will be a null pointer. 
. z 
/ 
3.2.2 Admittance Element Assignments 
After the appropriate memory is allocated by alloc_mem, control is passed to the netlist 
reading function, read_netlist. This procedure reads the netlist sequentially and calls various 
procedures that fill the structures that describe the circuit being simulated. The first set of 
elements that are considered are resistors, inductors, and capacitors. 
The nodal admittance structure, Y, is of type admits and is defined in struct.h. As shown 
by Appendix B, the structure admits contains three fields that correspond to the resistive, 
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inductive, and capacitive admittances of the circuit. This allows separation of the nodal 
' ( 'admittance structure into three fields; Y G' Y L' and Y c· As the netlist is processed, each 
admittance is entered into the appropriate field of the nodal admittance structure in the usual 
manner of nodal analysi,s. The particular procedure that adds one of these elements is add_elem. 
This simply reads the netlist for the nodes that the element bridges and the value of the element, 
and then adds it to the appropriate field of the Y structure. 
3.2.3 Independent Source Assignments 
mocisin allows for both ind~pendent current sources and independent voltage sources. The 
procedures that add an independent current source or voltage source are add_i and add_ v, 
respectively. The vectors that define the sources are U i and U v• From the results of the procedure 
count_nodes_srcs, the exact dimensions of the independent source vectors are known to be ni x 1 
and nv x 1, respectively. Both sources use the structure source to define such parameters as the 
incidence nodes, function reference number, amplitude, de offset, frequency, and time delay. That 
is, each entry in U i and U v refers to a distinct independent source with its own characteristics. 
The specific format for the entry of independent sources is given in Appendix B. 
In addition to entering the proper information into the U i and U v vectors, add_i and 
add_ v make the appropriate entries into Ai and Av. Each of these incidence matrices are fields in 
the structure incid found in the header file struct.h and in Appendix B. Since the algorithm 
suggests that Ai is an incidence matrix, it has dimension~ N x ni, where each of the ni columns 
·1 n 
I 
refers to the corresponding independent current source found in the netlist. Therefore, if 
independent current source j is oriented such that current leaves node k and enters node I, then 
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The interpretation of Av is not quite identical to that of Ai. Since T contains the voltage 
source incidence information, Av acts as a pointer to the row in T that corresponds with the 
voltage source being processed. That is, if independent voltage source j is currently being 
processed, then Av [J] [;] = 1. This means that row j in T corresponds to the desired nodal 
incidence of that voltage source. Notice Av will resemble a portion of an identity matrix. This is 
because the voltage sources in T are arranged in the following order 
Independent first 
Linearly Dependent second 
Nonlinear last. 
Notice that the current and voltage sources do not have to be entered in this manner in the 
netlist. This is just an internal organizational method used by mocisin and is performed 
automatically. 
3.2.4 Linearly Dependent Source Assignments 
Linearly dependent sources are incorporated into the current simulation through a series 
of steps, depending upon whether they current or voltage sources, and whether they are current or 
voltage controlled. The structures used in dependent source definitions include the voltage source 
listing matrix, T, the dependent source incidence structure, A1i, and the dependency structures· Ki 
or Kv, depending upon whether the source is a current source or voltage source, respectively. As 
with independent sources, A 1i is a field in the incid structure. Ki and Kv are each subdivided into 
four fields within the cc_source structure; specifically Ki9 , Ki1, Kie, Kia, and Kvg, Kv1, Kvc, and 
Kv.,. These structures and the format of entering linearly-c:lependent sources into the netlist are 
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found in Appendix B. 
The procedure add_lc adds a linearly dependent current source. The incidence matrix A1i 
is filled in the familiar fashion 
A1i[N-J[source_number] = -1. 
Remember that A1i has dimensions N x n1i, where n1i is the number of linearly dependent current 
sources in the circuit. Therefore, each column corresponds to a different source, and each row 
corresponds to a different node. 
If the current source is current controlled, the algorithm suggests the use of one of four 
different definition matrices, Ki 9 , Ki 1, Kie' or Ki.,, depending upon whether the source is 
controlled by a current through a resistor, inductor, capacitor, or voltage source, respectively. 
Each of the three load-element matrices has dimension n1i x N. Ki., has dimension n1i x nv.,, 
where nv., is the number of voltage sources in the circuit. These matrices describe how the source 
is controlled. For example, if the controlling parameter is the current through inductor L2, then 
the nodes upon which 12 is incident are found as well as the value of 12 itself. This information 
is found via the procedure get_R_L_C_ value. This procedure sequentially searches the netlist 
from the beginning for the first occurance of the element name given. When found, the element 
information is read and returned to the calling procedure. The following matrix assignments are 
then made 
+ Ki1[source_number][N ] = value x scale 
L2 
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-K,1[source number][N ] = -value x scale 
- L2 
',,'; where value is the value of the element and scale is the scale factor of the dependent source. 
Notice that in this case, the row of Ki corresponds to the number of the source being processed, 
and the column corresponds to the node number of the dependent element or node. For the case 
of voltage-controlled sources, Kig is filled in the same way, but without the value factor. This is 
because the voltage across a resistor and the current through a resistor are linearly related by the 
value of the resistor itself. 
If the source is controlled by the current through a voltage source, a slightly different 
procedure is performed. The matrix Ki., is used to define the source dependency. This requires the 
number of occurance of the dependent voltage source in the netlist. This information is provided 
by the procedure get_ v _source_num. This procedure sequentially reads the netlist from the 
beginning and finds the number of occurance of the voltage source whose current is referenced. It 
then returns this information as well as the incidence nodes. The following matrix assignment is 
then made 
Ki_,(source_number](v_source_number] = scale 
where source number • IS the current linearly-dependent source being processed and 
v _source_number is the netlist-number of the referenced voltage source. 
Linearly-dependent voltage sources are processed in the same manner as linearly-
dependent current sources with two exceptions. Instead of entering the incidence of the source 
into the matrix A1v, the voltage source occurance number is entered into the appropriate row and 
column. This is the same method used for independent voltage sources. As suggested in section 
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3.1.1, linearly-dependent sources are the second set of voltage sources that appear in the voltage 
source listing matrix, T. Therefore, when A1v and T are filled, the first nv rows are skipped, where 
nv is the number of independent voltage sources. The second difference to entering linearly-
dependent voltage sources is that the dependency matrices Kvg, K"'' Kvc, and Kv., are used 
instead of Ki9 , Ki1, Kie' and Ki.,· Remember also that the dimen_sion of Kv 9 , Kv1, and Kvc is 
N x n1", and of Kv., is nva X N. 
\ / 
.J 
3.2.5 Nonlinearly Dependent Source Assignments 
Several issues require attention when nonlinear sources are used in the circuit. The 
premultiplying matrices Ani and Anv are filled in the same manner as with the independent and 
linearly dependent sources. However, in the effort to make mocisin as general as possible, the 
particular nonlinear function requires user definition. Appendix A implies that the nonlinear 
generators must reference functions that are predefined within mocisin. This is achieved by 
keeping a library of nonlinear functions from which the , US,_er can select by using a nonlinear 
'f,, 
·,. 
function reference number. Even though the functions are defined at run-time, the user still has 
control over the reference numbers. Reference numbers and their significance are explained in 
more detail in section 3.2.6. 
When linearly dependent sources depend upon nonlinear elements, the nonlinear functions 
can appear in multiple parts of a circuit. As an example, consider the Ebers-Moll model of a 
bipolar transistor. The schematic is given in example 2 of Appendix D. The reader should notice 
that the current-dependent current sources depend upon current through a nonlinear element; 
namely, a diode. When the nonlinear element is replaced with its model, a scaled version of the 
· nonlinear generator is effectively replicated in another part of the circuit. This implies that since 
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one generator can artificially appear in several parts of the same circuit, the user must have the 
ability to define all of the occurances of the generator. Appendix A suggests the following format 
for nonlinear voltage-controlled sources: 
NGxxxxxx 
or n o N.+ N.- mult. I I I 
NExxxxxx 
where NG defines nonlinear voltage-controlled current sources and NE defines nonlinear voltage-
controlled voltage sources. The first six entries after the nonlinear function name define the 
incidence node numbers, the multiplier of the first occurance of the source ( which is typically 
,, 
one), the function reference number, and the nodes upon which the function is dependent. In all 
cases, these define the vital information of the source. The next entry, n_o, indicates if there are 
any additional occurances of the source. If there are none, n_o equals zero and no other 
information needs providing. If, however, the source is replicated in another part of the circuit, 
then n_o equals the number of additional occurances and the node numbers and corresponding 
multiplier of the ith occurance of the source are given. Since the dependency of the source does 
not change, the information given previously does not need repetition. 
Instead of entering all the occurances of the nonlinear sources on one line, one· might 
argue that individual nonlinear definitions could desc:ribe a source that is replicated throughout a 
circuit. This possibility was considered and subsequently discarded for two reasons. The first 
reason is that since the same source gets replicated, so does its function number ~nd 
dependencies. Therefore, each duplicated source definition would contain identical information, as 
.. 
noted previously. The second reason for not using this method manifests itself in the circuit size 
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determination routines. To avoid excess processing and memory overhead, mocisin does not 
differentiate between the names of elements. Therefore, if a nonlinear source is replicated three 
times in a particular circuit and four nonlinear source definitions are used to define the original 
and three copies, then Anv would have three columns too many, and mocisin would evaluate 
three too many nonlinear equations. This result negates one of the primary objectives behind the 
algorithm. 
3.2.6 Netlist Entry of Nonlinear Functions 
As noted in previous sections, nonlinear functions are accessed by assigning a reference 
number to the nonlinear sources in the circuit file listing. Whether these functions appear 
explicitly in the netlist depends upon the functions currently available in the mocisin library. If 
the desired function is already part of the mocisin function library, then it need not appear in the 
netlist. However, if a new function is desired, then it must appear according to the format given 
in Appendix A. Notice that the function may have any name provided it is distinct with respect 
to other nonlinear function definitions. 
The reference number of that particular function is determined by the position of its 
occurance in the netlist. For example, if four functions are explicitly defined, then the first has 
reference number zero, the second has reference number one, the third has reference number two, 
and the fourth has reference number three. These refererence numbers remain the same until a 
new library of functions is defined, as explained in section 3.2. 7. For further specifications 
regarding the entry of nonlinear functions, the user is referred to Appendix A. 
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3.2. 7 mocisin Preprocessing Requirements 
mocisin is capable of analyzing nonlinear circuits provided the analytical form of the 
nonlinearity or nonlinearities are known and use functions that are defined in the math library of 
the machine on which mocisin is running. mocisin, therefore, unlike some other circuit simulators, 
can simulate circuits with nonlinear functions that cannot be represented by a polynomial 
expression. Furthermore, if one wishes to simulate a circuit that contains a nonlinear function 
that is presently undefined, then this can be accomplished by performing some simple 
preprocessing. Preprocessing is required only at the beginning of each new simulation process ( a 
process is defined as a set of simulations that uses the same nonlinear functions and reference 
numbers). This implies that if one wishes to simulate a particular circuit several times with 
different component values (i.e. within the same process), then preprocessing is required only 
( before the first simulation of the process. mocisin will run all subsequent simulations, with no 
preprocessing required. 
The necessity of preprocessing is rooted in the method of entry of the nonlinear functions. 
Since mocisin does not incorporate a mathematical function parsing routine, the use of different 
nonlinear functions from one simulation to another requires a recompilation of the executable 
functions deffnc.c, evaluate.c, and the header file deffnc.h, and a subsequent relinking of· all 
mocisin object files. 
The name of the preprocessing program is procfunc. Its job is to search the circuit file 
netlist (entered on the command line) for the nonlinear functions and generate the files deffnc.c, 
evaluate.c, and deffnc.h in the current directory. These files define the nonlinear functions that 
are used in the current simulation process. Specifically, deffnc.c contains the procedures 
responsible for evaluating the nonlinear functions. Therefore, it is a direct listing of each of the 
nonlinear functions and their derivatives entered in the netlist. When procfunc reads a new 
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function defintion, it builds a new function that returns the double precision result of the 
function. Note that· these functions must be entered as a correct algebraic expression in the netlist, 
since procfunc will not check for the correctness of the equation before generating the three files 
mentioned above. The purpose of evaluate is to call the appropriate function or derivative defined 
in deffnc, depending upon the value of the function reference number. 
Note that the files generated by procfunc are al ways named deffnc.c, evaluate.c, and 
deffnc.h. Therefore, files with the same name in the current directory are destroyed and replaced. 
It follows then that all the functions previously defined in mocisin are also destroyed unless they 
appear in the new function definition file. 
There are two alternatives to re-creating the two source files and one header file each 
time a new process is simulated. Each alternative involves making copies of the object files 
compiled by the files generated by procfunc and storing them in a. different directory. 
The first is to save copies of the files that are associated with a network topology that 
may have only variable component values; for example, a macromodel of an operational amplifier 
or multiplier. Each time mocisin reads a new netlist, only the values of the elements change; the 
network topology remains the same. In this case, one has effectively created an executable file 
that simulates a macromodel whose critical parameters may be altered to realize different 
products. Included in this alternative are circuits that fall into the same nonlinear class. That is, 
circuits that use a limited and specific set of nonlinearities, but different circuit configurations. 
The second, and most general, alternative is to generate the four files and an executable 
version of mocisin that can access many different nonlinear functions. Since not all nonlinearities 
available to mocisin must be referenced in the course of the simulation or process, one may create 
a library of nonlinear functions and reference numbers, and store the information in the files 
deffnc.c, evaluate.c, and deffnc.h. In this manner, a single version of mocisin can simulate many 
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different circuits employing all, some, or none of the available nonlinear functions defined in 
deffnc.c. tTherefore, any circuit that uses the nonlinear functions defined in deffnc.c and its related 
files becomes a circuit that will simulate within the same process. 
3.3 Dynamic Time Steps 
Section 2.1.3 indicates that the size of the time step has an effect upon the results of the 
simulation. For example, if the time step is too large, then the sources typically exhibit large 
signal derivatives which often leads to convergence failures. If this is the case, then the time step 
should be decreased to a sufficiently small size to allow convergence. However, if there exists 
relatively long periods of time where the sources are stable, then the time step should be 
increased. For example, if a sqaure wave with finite rise and fall times is applied to a circuit, the 
time step should be small during each transition, but large during the stable sections of the wave. 
In this fashion, dynamic time steps yield accurate reults with a minimum amount of 
" computations. 
3.3.1 Generation of Time-Independent Matrices 
mocisin itself does not dynamically determine the step size, but it does allow for varying 
step sizes. This is done so that there will be no incompatabilities if the 'engine' of mocisin ( the 
procedure compute Y) is used in another simulator that provides dynamically changing time steps. 
Many of the matrices used during the simulation are dependent upon the size of the time step 
(not the time index, but the difference in time between the simulation points). Instead of 
recomputing these time-dependent matrices from the netlist for each new time step, mocisin uses 
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a set of intermediate time-independent matrices to perform this task. From the mathematics of 
the algorithm, it can be shown that each circuit can be represented by a reduced set of time-
independent intermediate matrices that are derived from the circuit netlist. The time-dependent 
matrices that are used in the actual simulation are then derivied from these time-independent 
matrices. The time-independent matrices are computed by the procedure gen_t_ind_mats and 
written to the file moc.mat by the procedure write_moc_mats. When the engine of mocisin is 
called, the matrices in moc.mat are read and processed. Notice that the file name must be 
moc.mat irrespective of the name of the circuit file netlist for the simulation to operate properly. 
0 
If mocisin is used in its entirety, then the user provides only the circuit netlist; mocisin computes 
and provides moc.mat for the other procedures. However, if only the engine of mocisin is used 
( e.g. in another simulator environment), then the user must provide moc.mat in the format 
described in Appendix C. 
3.3.2 Generation of Time-Dependent Matrices 
After the time-independent matrices are determined for the current circuit under analysis, 
the time-dependent matrices are derived. Upon the first call to compute Y, the contents of 
moc.mat are read and stored in static memory locations. Furthermore, the time-dependent 
matrices are derived by the procedure gen_t_dep_mats and are also stored in static structures. 
Using static structures has two advantages. The first is that the information in moc.mat is read. 
only once - the first time compute Y is entered. This saves an enormous amount of processing time 
since opening files, reading the contents, and subsequently closing them takes longer than reading 
the information from static memory. Therefore, if the time step changes from one simulation 
point to the next, the time-dependent matrices can be computed directly from memory. 
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Similarly, since the time-dependent matrices are also stored in static structures, the 
contents do not change unless the size of the time step changes. This indicates the second 
advantage. Specifically, since computeY is treated as a black box that is entered and exited at 
each time index, a change in time-step requires the recomputation of the time-dependent 
matrices. However, if the time-step does not change from one point to the next, the time-}t-.J 
' dependent matrices from the previous time index are used, thtts·-pecreasing overhead processing 
time. 
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4.0 Conclusions 
This paper is intended to introduce the reader to mocisin, a nonlinear circuit simulation 
program that uses a modified form of nodal analysis researched primarily by Dr. D. R. Frey. This 
chapter discusses the general advantages of mocisin and areas of further program development. 
4.1 Advantages of Algorithm and Software 
The primary advantage to the algorithm employed by mocisin is that it uses a reduced 
set of nonlinear equations. Therefore, it follows that only the minimum number of nonlinear 
equations are solved per iteration or time step. From this it follows that the processeing time is 
decreased. The algorithm has other advantages as well. Specifically, one may obtain currents 
flowing through any primative element in the circuit (i.e. indpendent, linearly dependent, or 
nonlinear sources, or any load). As with other simulators that employ a modified nodal analysis, 
currents in elements can only be obtained if a voltage source of zero magnitude is placed in series 
with it. This method works, but adds a node to the structures which only complicates issues of 
matrix inversion. 
The software implementation, mocisin, is a versatile nonlinear circuit simulator that can 
be operated in two modes. That is, it can be used as a stand alone transient analysis circuit 
simulator or as the engine to an external simulator body. In this manner, one may consider the 
engine as a black box that returns the appropriate responses to a set of stimuli. 
Further, nonlinear elements are not limited to those conventionally defined. That is, any 
nonlinear element that can be modeled as the sum of a linear and nonlinear function can be 
modeled in mocisin. If the current version of mocisin does not incorporate the desired function, a 
series of simple preprocessing steps can be performed to accomodate the function. 
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Since this paper only introduces a new simulation idea, there exist several areas that 
warrant more attention. These issues are discussed in the next several sections and, for the most 
part, are considered to be extensions of the basic algorithm outlined. 
4.2 Topics of Further Program Developments 
Although mocisin has gone through many changes and enhancements, there are topics in 
both algorithm and software development that would make the computations more efficient and 
the program more general and flexible. Several of these issues are considered and presented in this 
chapter. 
4.2.1 More Efficient Convergence Algorithms 
It is indicated that the procedure that converges on the solutions to the set of nonlinear 
equations uses Newton's method. For circuits with more than one nonlinearity, this implies the 
necessity of a matrix inversion routine. The routine employed by mocisin is a straightforward 
implementation of Gaussian elimination using pivots. This method is effective, but quite time 
consuming. There exist matrix algorithms that benefit from some 'nice' properties of certain 
matrices (e.g. diagonalizability). Unfortunately, since the algorithm is designed to handle different 
circuit topologies, the matrices involved in the convergence routine are not guaranteed to be 
diagonalizable. 
-1 The inversion routine is also used in the calculation of YO . This is the direct impulse 
matrix found in the Y- 1 block of the general blo~k diagram of the algorithm. This matrix is quite 
dependent upon the node numbering of the circuit under analysis. Furthermore, it can also be 
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either quite sparse or quite full, depending upon how many load elements are present in the 
circuit. Since the matrix can be sparse, a general inversion routine that takes advantage of this 
feature, but does not require it, could increase processing speed. 
4.2.2 Parsing Routine for Nonlinear Function Defintion 
Analytical forms of nonlinear functions are entered in to either the netlist or a nonlinear 
function definition file. The mocisin function preprocessor, procfunc, then generates the 
appropriate C files so that when mocisin is recompiled, the desired nonlinear functions are 
accessible. The disadvantage to this method is that if a specific nonlinear function is not currently 
available for reference, then the program requires recompilation. Ideally, the user should be able 
to enter a nonlinear function generator with a corresponding new nonlinear function defintion in 
the circuit file, and have mocisin parse the string of characters that represents the function into 
an executable function without having to recompile the program. This task is not easy since the 
parsing routine must also check for syntactical errors while building the function definition. 
Since this feature is considered more of a convenience than a necessity for proper 
simulation~ it is not currently implemented in mocisin. However, incorporation of such a feature 
increases the portability and user-friendliness of mocisin since either lack of a C compiler or lack 
of the knowledge of compiling a C program on the current machine inhibits mocisin from 
simulating circuits that use currently undefined functions. If written, such a parsing routine could 
be inserted in the netlist processing routine, read_netlist. 
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4.2.3 Automatic Substitution of Nonlinear Elements with Appropriate Model 
mocisin is equipped with a front-end processor that reads a circuit netlist and fills the 
appropriate data structures to represent the circuit under analysis. However, the elements that 
may appear in the netlist are limited to resistors, inductors, capacitors, and independent, linearly 
dependent, and nonlinearly dependent voltage and current sources. It follows that all complex 
elements must. be decomposed into their primative representations. For example, instead of 
entering a diode in the netlist as element Dl, its model of a resistor in parallel with a nonlinear 
current source would be used. Similarly, a bipolar junction transistor is not entered as Ql, but as 
an Ebers-Moll model with the diodes similarly replaced with the appropriate nonlinear model. 
After accurate models are defined for such elements, automatic substitution of nonlinear 
I 
devices with their models would make the circuit description file not only easier to generate, but 
also less suceptible to errors than if the models are substituted manually by the user. Like the 
nonlinear function parsing routine, an automatic device substitution procedure would be 
appropriately inserted in the procedure read_netlist. 
4.2.4 Dynamic Time Steps 
The engine of mocisin, computeY, has the ability to regenerate the time-step dependent 
matrices if the time-step changes from one simulation point to the next. However, the calling 
procedure, ge11Lsigs, does not have the code to enable variable time-steps within a simulation. 
Therefore, if an improper time-step is chosen, convergence problems could result. Earlier sections 
indicate that a possible solution to failing convergence involves dynamic time steps. Therefore, 
incorporating this feature into either the function generator, gen_sigs, or the engine itself, 
computeY, could improve convergence problems. 
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If the dynamic time-step generator is placed in gen_sigs, then a handshaking variable 
between gen_sigs and computeY would be needed that would inform gen_sigs that the 
convergence for the current time index failed, and the time-step requires modificatio·n. For 
example, the variable could be the number of Newton's iterations that were performed. Therefore, 
if too many iterations were needed, the time-step could be reduced ( e.g. halved). Furthermore, if 
very few iterations were needed, then the time-step could be increased ( e.g. doubled). 
If the dynamic time-step generator is placed within compute Y itself, then the 
handshaking variable is not needed, but the same criteria for decreasing and increasing the time-
step can still apply. 
4.2.5 State Variable Considerations 
Section 1.4 indicates that the procedure compute Y returns the time derivatives of the 
state variables along with the appropriate output quantities. The current version of mocisin 
assumes that there exists N inductive and N capacitive state variables, where N is the number of 
nodes in the circuit. Since most circuits will not utilize all the possible state variables, the sizes of 
these state variable matricies should be variable. Specifically, there should be no more states in 
the circuit than there are storage elements. This will reduce processing time for large circuits since 
processing is required to obtain the vector of state variables for the next time step from the 
derivatives. Modifications to this are embedded in the block diagram of YO - 1. 
Further, from the mathematics and the block diagram, the reader should notice that the 
state variables are not the state variables conventionally associated with inductors and capacitors. 
That is, they are actually scaled ~versions of the currents through inductors and capacitors. It 
follows that although the derivative of the inductor current is continuous, the derivative of the 
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capacitor current is not. This is of no concern to the user when mocisin is used as a stand-alone 
simulator. However, if the engine of mocisin is incorporated into a larger simulator package, this 
fact should be kept in mind if the time-derivatives of the state variables are assumed to be 
continuous. 
, 1 I 
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Appendix A: Format of Netlist Parameters 
This appendix contains the format definitions and requirements for mocisin circuit files. 
The following rules apply to all elem en ts: 
- Node polarity is referenced from the usual load perspective. That is, positive current 
enters the positive node, and leaves the negative node. This holds for both loads and 
sources. 
- Capital letters must be used throughout the circuit file. The only place where lower-
case letters are allowed is in the nonlinear function definitions ( e.g. exp(X), sin(X), 
etc.) 
- Element names can be no more than eight characters (including identifier). 
- mocisin will not allow for unit variables such as k, m, M, or u. All numbers must be 
entered as integers or reals. 
- One and only one space is allowed between names of elements, values, node numbers, 
etc. 
- Lines with an asterisk ( *) in the first column are regarded as comments. 
Therefore, all information following an asterisk is ignored. 
The circuit file must end with a .END statement 
A.1 Resistors, Capacitors, Inductors 
Rxxxxxxx 
Lxxxxxxx 
Cxxxxxxx 
N+ N- value 
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where R, L, C denotes a resistor, capacitor, or inductor, respectively 
N+ is the '+' side of the element (current entering) 
N- is the '-' side of the element (current leaving) 
value is the value of the element in ohms, henries, or farads, respectively 
A.2 Independent Current and Voltage Sources 
Vxxxxxxx 
or N+ N- fnum A DC freq td 
Ixxxxxxx 
where : Vxxxxxxx or Ixxxxxxx is the independent v- or i-source 
N+ is the '+' reference voltage node (or current leaving) 
N- is the '-' reference voltage node ( or current entering) 
fnum is the function reference number 
A is the peak amplitude in volts or amps 
DC is the is offset in volts or amps 
freq is the frequency in Hertz 
td is the intial time delay in seconds 
A.3 Independent Source Function Reference Numbers 
As noted in appendix A.2, the independent sources reference predefined function numbers. 
The input signals are generated either internally by mocisin, or are sent to mocisin by an external 
function generator. The following defines the function reference numbers: 
0 : To be in put from an external source 
1 : A (de source) 
2 : A sin( w( t-td)) 
3 : A U(t-td) 
4 : A 8(t-td) 
5 : A sqr ( w ( t- t d)) 
(sine wave) 
( step function) 
(impulse at t=td) 
( square wave) 
As indicated above, all the input functions ( except 0) are scaled by a constant A. This constant is 
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entered in the definition line of the individual source. 
A.4 Linearly Dependent Current and Voltage Sources ( Current Controlled) 
Fxxxxxxx 
or N+ N- ref_name scale 
Hxxxxxxx 
where : Fxxxxxxx is a linearly dependent CCCS 
Hxxxxxxx is a linearly dependent CCVS 
N + is the '+' node of source 
N- is the ' - ' node of source 
ref_name is the name of the element through which current is referenced 
scale is the scale factor of dependent source 
A.5 Linearly Dependent Current and Voltage Sources (Voltage Controlled) 
Gxxxxxxx 
or 
Exxxxxxx 
where : Gxxxxxxx is a linearly dependent VCCS 
Exxxxxxx is a linearly dependent VCVS 
N + is the '+' node of source 
N- is the ' - ' node of source 
Nd+ is the '+' dependency node of source 
Nd- is the '-' dependency node of source 
scale is the scale factor of dependent source 
A.6 Nonlinear Current and Voltage Sources (Current Controlled) 
NFxxxxxx 
or fnum elem_name n o N. + N. - mult. I I S 
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NHxxxxxx 
where : NFxxxxxx defines a nonlinear CCCS 
NHxxxxxx defines a nonlinear CCVS 
N 1 + is the '+' node of the first occurance 
N 1 - is the ' - ' node of the first occurance 
mult1 is the multiplier for the first occurance ( typically 1) 
fnum is the nonlinear function reference number 
elem_name is the name of the element through which current is referenced 
n o is the number of additional occurances of the source 
Ni+ is the '+' node of the ith occurance ( i > I) 
Ni- is the '-' node of the ith occurance ( i > l) 
multi is the multiplier of the ith occurance ( i > 1) 
A.7 Nonlinear Current and Voltage Sources (Voltage Controlled) 
NGxxxxxx 
or 
NExxxxxx 
where : NGxxxxxx defines a nonlinear VCCS 
NExxxxxx defines a nonlinear VCVS 
N 1 + is the '+' node of the first occurance 
N 1 - is the '-' node of the first occurance 
mult1 is the multiplier for the first occurance ( typically 1) 
fnum is the nonlinear function reference number 
Nd+ is the '+' reference no~e number 
Nd- is the '-' reference node number 
n_o is the number of additional occurances of the source 
Ni+ is the '+' node of the ith occurance ( i > l) 
Ni- is the '-' node of the ith occurance ( i > 1) 
multi is the multiplier of the ith occurance ( i > l) 
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A.8 Nonlinear Function Definitions 
Nonlinear function definitons must have the following format: 
.Nx 
.NFO(X)= . • • 
. NFl(X)= . • • 
. NF2(X)= . • • 
• • 
• • 
• • 
.NFOprime(X)= . 
. NFlprime(X)= . 
. NF2prime(X)= . 
• • 
• • 
• • 
• • 
• • 
• • 
where x above repesents the number of different nonlinear functions minus one. 
It is recommended (not required) that the functions have the specific names FO, Fl, F2, 
etc. That is, the names of the functions should begin at O and increase sequentially. This is 
because the functions are referenced beginning with the first one and increase sequentially. 
Therefore, in the above example, FO is referenced with 'O', Fl is referenced with '1', and so on. 
Notice that if the functions were defined as F3, F12, and FO (in that order), then they would still 
be referenced by 'O ', '1 ', and '2'. The user should therefore heed this recommendation so that 
confusion is avoided when the functions are referenced by the nonlinear sources. 
The following section describes several requirements regarding the entry of nonlinear 
functions. The first requirement affirms that the number of nonlinear functions must be defined 
with the .N x command. This informs procfunc how many functions to process. The second forces 
all the nonlinear function defintions into a group, and all their corresponding derivatives into 
another group. Furthermore, the order of the derivatives is the same as that in the first group of 
function definitions. The next requirement states that the nonlinear function name must contain 
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the argument, and the argument must be only a single letter. Therefore, the following function 
definitions are illegal 
.NFO=X*X-5 
.NFO(VD )=5*exp(VD) 
whereas these nonlinear function definitions are legal 
.NFO(X)=X*X-5 
. NFO(X)=5*exp(X). 
\ ) 
i 
The user should also note that mocisin does not have a parsing routine. Therefore, the functions 
entered in the netlist must be analytically correct and in such a form that a C compiler can 
interpret it. 
) 
Here is an example. 
.N2 
.NFO(X)=1+40*X 
.NF1(X)=2*X*X-5*exp(3*X) 
.NF2(X)=10*X 
.NFOprime(X)=40 
.NFlprime(X)=4*X-15*exp(3*X) 
.NF2prime(X)=l0 
Notice that the first .N x command defines how many different nonlinear functions are present 
( not including the derivatives of the functions). Therefore, in the example given above, x equals 
two. I···;. 
A.9 Convergence Limit Definitions 
The limits, or thresholds, used in the convergence procedure are set using the following 
command 
.Lxxxxxx value 
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where : .Lxxxxxx defines the convergence limit command 
value is the real number that defines the limit 
These commands are pointer referenced. That is, the first .L command refers to the limit 
imposed on the first nonlinear source defined with the N directive, the second .L command refers 
to the second N directive, and so on. The letters or numbers following the .L command have no 
effect on the source that is referenced. Therefore, if the following limit commands are given in the 
netlist 
.18 0.3 
.13 1 
then 0.3 is the limit on the solution to the first nonlinear source listed, and 1 is the limit on the 
solution of the second nonlinear source listed. This is true even if each source references the same 
nonlinear function. For example, suppose the first two nonlinear functions listed are voltage-
dependent current sources and both reference the diode function. The first .1 command above 
places a limit of 0.3v on the solution to the first generator, while the second .L command places a 
1 v limit on the solution to the second generator. This might be the case if it is known that the 
first diode is never entirely on, while the second diode can have as much as a 1 v forward bias. 
A.IO Voltage Output Request 
.V N+ N-
where: .Vis the voltage output command 
N+ is the positive node voltage 
N- is the negative (reference) node voltage 
This command allows storage of the voltage between nodes N+ and N- at each time 
point of the simulation. The nodes numbers listed must appear in the circuit description. 
Improper solutions will result if node numbers that are out of bounds are used. 
. .,. 
As mentioned in the introduction, mocisin requires at least one voltage output request to 
- 83 -
appear in the netlist. If no voltage outputs are requested, the output vectors from the simulation 
will contain garbage. 
A.11 Current Output Request 
.I elem name 
where : .I is the voltage output command 
elem_name is the name of the element through which current is requested 
This command allows storage of the current through the element elem_name at each 
~,. time point of the simulation. The reference direction of the current is determined by the manner 
< 
in which the element is entered into the netlist. Current can be found through any discrete 
element in the circuit. If the element does not exist, a warning is printed, but the simulation 
continues. 
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Appendix B: Structures, Functions, and Arguments 
This appendix lists the structures used in mocisin and the format of the function calls. 
Since mocisin is written in C, the structures, functions, and variables appear the way they do in 
the actual source code. 
, B.1 Global Structures 
The following structures are used in mocisin: 
struct admits 
struct incid 
struct source 
struct cc_source 
struct n_lin_source 
struct n_lin_f 
struct ckt • size 
struct time 
struct delay 
struct convert 
struct current 
struct voltage 
: Defines fields for Nodal Admittance Structure (Y) 
: Defines fields for independent, linearly dependent, and nonlinear 
sources (A and As) 
: Defines fields for independent sources (U i, U v) 
: Defines fields for current-controlled sources (K) 
: Defines fields for nonlinear sources (F i(X), F v(X)) 
: Defines fields for nonlinear function reference numbers and limits 
imposed on these functions (F) 
: Defines circuit size parameters (num) 
: Defines starting and stopping times, and time increment ( t) 
: Defines the multipliers used for the delay blocks of Bilinear Transform 
(r) 
: Defines the Mx and My structures for node conversions (M) 
: Defines current output fields ( element name and node numbers) 
: Defines voltage output fields ( node numbers) 
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struct in_struct : Defines the structure used for the input requests (in_req) 
struct out_struct : Defines the structure used for the output requests ( out_req) 
Each of the structures listed above are defined in the file struct.h, and have the following format: 
struct admits { -
double *G, f * Pointer to the conductance matrix *f 
*L, f * Pointer to the inductance matrix *f 
*C; f * Pointer to the capacitance matrix *f 
}; 
struct incid { 
double *i, / * Pointer to the Ai independent current source incidence matrix * / 
}; 
*V, / * Pointer to the Av independent voltage source arrangement matrix * / 
*Ii, f * Pointer to the Ari linearly dependent current source incidence matrix *f 
*Iv, f * Pointer to the Arv linearly dependent voltage source arrangement matriJ1c/ 
*ni, / * Pointer to the Ani nonlinear current source incidence matrix 
*nv; / * Pointer to the Anv nonlinear voltage source arrangement matrix * / 
struct source { 
int fnum, f * Function reference number *I 
nodel, f * '+' node of source *I 
node2; I* '-' node of source -P *I 
double Ampl, f * Peak to peak amplitude *I 
/ de, f * DC value *f 
freq, / * Radian frequency *I 
td· 
' 
/ * Initial time delay *f 
}; \ 
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struct cc_source { 
" 
double *VG,/* CCVS - current through a resistor 
*VL, f * CCVS - current through an inductor 
*VC, /* CCVS - current through a capacitor 
*VS, / * CCVS - current through a voltage source 
*iG, f * CCC~ current through a resistor 
. , 
*iL, / * CCCS - current through an inductor 
*iC, / * CCCS - current through a capacitor 
*iS· 
' 
/ * CCCS - current through a voltage source 
}; 
struct n_lin_src { 
int fnum, 
nodel, 
node2; 
}; 
/ * Function reference n um her 
f * Positive reference node number 
/* Negative reference node number 
<) 
struct n_lin_f { 
int fnum; / * Function reference number 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
double limit; 
}; 
/ * Defines the limit on the nonlinear function * / 
struct ckt_size { 
. int nodes, / * N um her of nodes in circuit * / 
points, f * Number of data points processed *f 
v_out, f * Number of output voltages requested *f 
i_out, f * Number of output currents requested *f 
v, f * Number of independent voltage sources *f 
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• f * Number of independent current sources 1, 
lvv, f * Number of linearly dependent VCVS's 
lee, f * Number of linearly dependent CCCS's 
Ive, f * Number of linearly dependent VCCS's 
lcv, f * Number of linearly dependent CCVS's 
nvv, f * Number of nonlinear VCVS's 
nee, f * Number of nonlinear CCCS's 
nvc, f * Number of nonlinear VCCS's 
ncv· 
' 
f * Number of nonlinear CCVS's 
}; 
struct time { 
double start/* Starting time * / 
stop, / * Stopping time * / 
inc; f * Time increment *I 
}; 
struct delay { 
double *ml,/* Pointer to (Y.L)bar in findtrml *f 
}; 
*m2, f * Pointer to (Y.C)bar in findtrml *I 
*m3, f * Pointer to alL in findtrml '~ *I 
*m4, f * Pointer to alC in findtrml 
*m5, / * Pointer to bL in findtrml 
*m6; f * Pointer to bC in findtrml 
struct convert { 
double *XG, 
*XL, 
*xc, 
I* Pointer to M.~G node converter 
f * Pointer to M.XL node converter 
f * Pointer to M.XC node converter 
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*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*XS, 
*YG, 
*YL, 
*YC, 
*YS ·· 
' 
int *Xflag, 
* Yflag; 
}; 
struct current { 
char name[9]; 
int nodel, 
node2; 
}; 
struct voltage { 
int nodel, 
node2; 
}; 
struct in_struct { 
struct 
current *I; 
struct 
voltage *V; 
}; 
struct out_struct { 
struct 
f * Pointer to M.XS node converter *I 
f * Pointer to M.YG output converter *I 
f * Pointer to M.YL output converter *I 
f * Pointer to M.YC output converter *I 
f * Pointer to M.YS output converter *I 
/ * 5-bit flag vector for G, L, C, S *I 
f * 5-bit flag vector for G, L, C, S *I 
f * Name of element through which current is requested 
f * N+ node of element 
f * N- node of element 
f * N+ node of element 
f * N- node of element 
f * Pointer to Current structure 
f * Pointer to Voltage structure 
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current *I; 
struct 
voltage *V; 
}; 
/ * Pointer to Current structure 
f * Pointer to Voltage structure 
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B.2 Functions and Arguments of mocisin 
This section contains the functions used by mocisin along with explanations of the 
corresponding arguments, entry, and exit conditions. 
B.2.1 main (params, ckt_file) 
int params; f * Number of parameters on command line *f 
char *ckt_file[ ]; f * Name of circuit file *f 
B.2.2 void count_nodes_srcs (in, num, err) 
FILE 
struct 
• 
*Ill" 
' 
/ * Pointer to the circuit file on disk 
ckt_size num; / * Structure for circuit size params 
f * Input file format error flag BOOL err· 
' 
Entry : - in points to the beginning of the circuit file on disk. 
- Each field in num contains junk, as does err. 
Exit : If no error in circuit file, then: 
- each field in num is filled with the appropriate information read from the file pointed 
to by in. 
- in is reset to the beginning of the file. 
- err = FALSE. 
else there is an error in the circuit file, and: 
- num contains junk. 
- in is reset to the beginning of the file. 
- err= TRUE. 
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B.2.3 void alloc_mem (V, input, Y, Ybar, MxGhar_G, MyGbar_G, MxSbarAi, MySbarAi, 
MySbarAni, As, Ti, Pl, P2, Plbar, Uv, Ui, K, Fv, Fi, M, Mbar, in_req, 
out_req, F, A, B, qLscr_O, aC~r_O, num) 
I 
struct 
admits ** Y, 
**Ybar; f * Nodal Admittance structures *I 
struct 
incid **As; / * Source premultiplying matrices *I 
double **v, f * V output array *I 
**input, / * Input array *I 
'• f * Pointer to MxG + MxSAvs(inv)PlbarYGprime <, *I -**MxGbar_G, 
**MyGbar_G, f* Pointer to MyG + MySAvs(inv)PlbarYGprime *I 
**MxSbarAi, f * Pointer to MxSbarAi *I 
**MySbarAi, f * Pointer to MySbarAi *I 
**MySbarAni, f * Pointer to MySbarAni *I 
**Ti, / * Voltage source orientation matrix, Ti *I 
**Pl, f * P 1 premultiplying matrix *I 
*·*P2, /* P 2 premultiplying matrix *I 
**Pl bar, / * P 1 prem ul ti plying matrix *I 
**A, f * N x (nv+ni) concatenation matrix *I 
**B, f * N x (nnv+nni) concatenation matrix *I 
**qLscr_O, / * Pointer to the inductor initial condition vector *I 
**qCscr_O; f * Pointer to the capacitor initial condition vector *I 
struct 
cc_source **K; /* Linearly dependent source matrix, K *I 
struct 
source **UV, / * Independent v-source structure *I 
**Ui; / * Independent i-source structure *I 
struct 
n_lin_src **Fv, / * Nonlinear v-source structure *I 
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struct 
convert **M, 
**-Mbar; 
struct 
in struct • **In_req; 
struct 
, 
/ * Nonlinear i-source structure 
/ * Node con version structures 
f * Pointer to the input request structure 
out struct **out_req; f * Pointer to the output request structure 
struct 
n lin f 
struct 
ckt_size 
f * Pointer to the nonlin. function ref. #'s and limits *f 
/ * Circuit size parameter structure 
Entry : - The fields pointed to by num contain the information needed to allocate memory for the 
other pointers listed. 
- All other pointers contain junk. 
Exit : - All pointers ( except num) have been allocated the appropriate system memory. 
- For matrices that have zero dimensions, null pointers are created. 
- num remains unchanged. 
B.2.4 void read_netlist (in, Y, A, Ti, Pl, P2, Plbar, Uv, Ui, K, Fv, Fi, M, Mbar, in_req, 
out_req, F, ckt_file_err, num, ckt_file) 
FILE • / * Pointer to input circuit file *I *In• ' 
struct 
admits *Y· 
' 
f * Nodal Admittance structure *I 
struct 
incid *A· CJ *I f * Source premultiplying matrices ' 
double *Ti, f * Voltage source listing matrix *I 
*Pl, / * P 1 premultiplying matrix operator *I 
*P2, / * P 2 premultiplying matrix. operator *I 
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I* Pi matrix operator 
struct 
cc_source *K; 
struct 
/ * Linear dependent source dependency structure 
/ * Independent source structures 
struct 
n_lin_src *Fv, *Fi; 
struct 
/ * Non linear source structures 
convert *M, 
*Mbar; f * Node conversion structures 
struct 
BOOL *ckt_file_err; / * Circuit-file error variable 
ckt size *num; / * Circuit size structure 
char *ckt _file; / * Name of circuit file on disk 
Entry : - in points to the circuit file on disk. 
- The fields pointed to by num contain valid circuit size information. 
- All other pointers contain junk. 
Exit : If no error in circuit file, then: 
- all matrices have been filled by the appropriate algorithm and reflect the parameters 
given in the circuit file netlist. ,, 
- in points to the end of the circuit file. 
- num remains unchanged. 
- ckt_file_err equals FALSE. 
else there is an error in the circuit file, and: 
- all pointers ( except num) contain junk. 
B.2.5 void add_output (in, ckt_file, s_type, error, M, Mbar, out_req, num, this_output) 
FILE 
char 
• 
*ID" 
' 
*Ckt_fi}e, 
s_type; 
/ * Pointer to input file 
f * Name of circuit file on disk 
/ * Defines output as a voltage or current 
r - 94 -
(< 
BOOL 
struct 
*error; 
convert *M, 
**Mbar; 
struct 
out_struct *Out_req; 
struct 
ckt_size *num; 
/ * Error flag 
/ * Structures for node conversions 
f * Structure for output requests 
/ * Structure for ckt size params 
int this_output; f * Number of current output being processed *f 
Entry : - in points to the character after the . V or .I output request directive. 
- ckt_file contains the name of the circuit file on disk. 
- s_type is either 'V' or 'I'. 
',: 
- M and Mbar may partially contain junk. 
- num contains the appropriate circuit size information. 
- this_output is the number of the current voltage or current output to be processed. 
Exit : If no error in the circuit file, then: 
- in points to the first character on the next line of the circuit file 
- the appropriate line of M.Y is filled. 
- ckt_file_err = FALSE l 
I 
else there is .an error in circuit file and: 
- ckt file_error = TRUE 
Regardless, ckt_file, s_type, M, Mbar, num, and this_output remain unchanged. 
B.2.6 void add_elem (in, Y, inchar, error, n_nodes) 
FILE • f * Pointer to circuit file on disk 
*I *ID" ' 
char inchar; f * Type of element to be added {R,L, or C) 
*I 
struct 
admits *Y; f * Nodal Admittance structure 
*I 
BOOL *error; / * Circuit file error flag 
*I 
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int n_nodes; f * Number of nodes in circuit 
Entry : - in points to the character just after the R, L, or C element directive. 
- Y may be par~ially filled 
- inchar is either 'R', 'L', or 'C', depending upon the element type 
- n_nodes contains the number of nodes in the circuit. 
Exit : If no error in the circuit file, then: 
- error = FALSE 
- the appropriate field in Y now incorporates the appropriate element 
- in points to the first character on the next line of the circuit file. 
else there is an error in the circuit file, and: 
- error= TRUE 
- in and Y contain junk 
Regardless, inchar and n_nodes remain unchanged 
B.2. 7 · void add_i (in, Ai, Ui, in_req, error, num, this_i) 
FILE 
double 
struct 
source 
struct 
• 
*Ill" 
' 
*Ai· 
' 
*Ui; 
/ * Pointer to circuit file on disk 
/ * Ai incidence matrix pointer 
/ * Independent current source structure 
in_struct *in_req; / * Structure for input source request information 
/ * Circuit file error flag BOOL *error; 
struct 
ckt_size *num; / * Circuit size structure 
int this_i; / * Current independent current source being processed*/ 
Entry : - in points to the character after the I directive in the circuit file 
- Ai, Ui, and in_req may be partially filled 
- num contains the appropriate circuit information 
- this_i contains the number of the current independent current source being added to the 
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structures. 
Exit : If no errors in circuit file, then: 
- error = FALSE 
- in points to the first character on the next line of the circuit file 
- Ai, Ui, and in_req are appropriately filled. 
else the circuit file has errors, and: 
- error = TRUE 
- all other pointers contain junk 
Regardless, num and this_i remain unchanged. 
B.2.8 void add_v (in, Av, U v, Ti, in_req, error, num, this_v) 
FILE 
double 
struct 
source 
struct 
• 
*ID" 
' 
*Av, 
*Ti· 
' 
*Uv; 
/ * Pointer to circuit file on disk 
f * Av arrangement matrix pointer 
/ * Ti voltage source listing pointer 
/ * lndepedent voltage source structure 
in_struct *in_req;/ * Pointer to the input request structure 
BOOL *error; / * Circuit file error flag 
struct 
ckt_size *num; / * Circuit size structure 
int this_ v; f * Current independent voltage source being processed*/ 
Entry : - in points to the character after the V directive in the circuit file 
- Av, U v, in_req, and Ti may be partially filled 
' 
- num contains the appropriate circuit information 
- this_ v contains the number of the current independent voltage source being added to 
the structures 
Exit : If no errors in circuit cfile, then: 
- error = FALSE 
- 97 -
- in points to the first character on the next line of the circuit file 
- Av, U v, in_req, and Ti are appropriately filled 
else the circuit file has errors and: 
- error = TRUE 
- all other pointers contain junk 
Regardless, num and this_ v remain unchanged. 
B.2.9 void add_lc (in, ckt_file, s_ type, Ali, K, error, num, this_lc) 
FILE 
char 
char 
*in; / * Pointer to circuit file on disk 
*ckt_file; f * Name of circuit file on disk 
s_type; f * Defines source as CCCS or VCCS 
double *Ali; 
struct 
cc_source *K; 
f * A1i incidence matrix matrices 
f * Linearly dependent source dependency matrices 
/ * Circuit file error flag BOOL *error; 
struct 
ckt size *num; f * Circuit size structure ~ *f 
int this_lc; / * Current linearly dependent current source being processed * / 
Entry : - in points to the character after the F or G directive in the circuit file 
- ckt_file contains the name of the circuit file on disk 
- s_type is either 'F' or 'G' and defines the source type (VCCS or CCCS) 
- Ali, and K may be partially filled 
- num contains the appropriate circuit information 
- this_lc contains the number of the current linearly dependent current source being 
added to the structures. 
Exit : If no errors in circuit file, then: 
- error = FALSE 
- in points to the first character on the next line of the circuit file 
- Ali and K are appropriately filled 
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else the circuit file has errors, and: 
-' error = TRUE 
- all other pointers contain junk 
Regardless, num, s_type, and this_lc remain unchanged. 
B.2.10 void add_lv (in, ckt_file, s_type, Alv, K, Ti, error, num, this_lv) 
FILE *in; / * Pointer to circuit file on disk 
char *ckt_file, f * Name of circuit file on disk 
s_type; f * Defines source as CCVS or VCVS 
double *Alv, 
*Ti; 
struct 
cc_source *K; 
f * A1v arrangement matrix pointer 
/ * Voltage source listing matrix 
/ * Linearly dependent source dependency matrices 
/ * Circuit file error flag BOOL *error; 
struct 
ckt size *num; 
int this_lv; 
/ * Circuit size structure * / 
f * Current linearly dep. voltage source being processed*/ 
Entry : - in points to the character after the E or H directive in the circuit file 
- ckt_file contains the name of the circuit file on disk 
- s_type is either 'E' or 'H' and defines the source type (VCVS or CCVS) 
I 
- Alv, K, and Ti may be partially filled 
- num contains the appropriate circuit information 
- this_lv contains the number of the current linearly dependent voltage source being 
added to the structures. 
Exit : If no errors in circuit file, then: 
- error = FALSE 
- in points to the first character on the next line of the circuit file 
- Alv, K, and Ti are appropriately filled 
else the circuit file has errors, and: 
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- error = TRUE 
- all other pointers contain junk 
Regardless, num, s_type, and this_lv remain unchanged.' 
,\ 
B.2.11 void add_nc (in, ckt_file, s_type, Ani, Fi, M, F, error, num, this_nc) 
FILE 
char 
/ * Pointer to circuit file on disk 
*ckt_file, f * Name of circuit file on disk 
s_type; 
double *Ani; 
struct 
n_lin_src *Fi; 
struct 
f * Defines source as CCCS or VCCS 
/ * Ani incidence matrix 
/ * Nonlinear current source structure 
convert 
struct 
BOOL 
struct 
/ * Node conversion structure 
f * Pointer to the nonlinear function ref. #'s and limit~/ 
*error; / * Circuit file error flag 
ckt size *num; / * Circuit size structure 
int this_nc; f * Current nonlinear current source being processed *I 
Entry : - in points to the character after the .NF or .NG directive in the circuit file 
- ckt_file contains the name of the circuit file on disk 
- s_type is either 'F' or 'G' and defines the source type (VCCS or CCCS) 
- Ani, Fi, and M may be partially filled 
- F contains the nonlinear function numbers and limits 
- num contains the app!opriate circuit information 
- this_nc contains the number of the current nonlinear voltage source being added to the 
structures. 
Exit : If no errors in circuit file, then: 
- error = FALSE 
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') 
' 
' 
' 
- in points to the first character on the next line of the circuit file 
- Ani, Fi, and M are appropriately filled 
else the circuit file has errors, and: 
- error = TRUE 
- all other pointers contain junk 
Regardless, num, s_type, F, and this_nc remain unchanged. 
B.2.12 . void add_nv (in, ckt_file, s_type, Anv, Fv, Ti, M, F, error, num, this_nv) 
FILE 
char 
*in; / * Pointer to circuit file on disk 
*ckt_file, f * Name of circuit file on disk 
s_type; f * Defines source as CCVS or VCVS 
double *Anv, I* Anv arrangement matrix pointer 
/ * Ti v-source listing pointer *Ti; 
struct 
n_lin_src *Fv; 
struct 
convert 
struct 
BOOL 
struct 
*error; 
/* Nonlinear voltage source structure 
f * Node conversion structure 
/ * Pointer to the nonlinear function ref. # 's and limits+:/ 
/ * Circuit file error flag * / 
ckt size *num; / * Circuit size structure 
int this_nv; / * Current nonlinear voltage source being processed * / 
Entry : - in points to the character after the .NE or .NH directive in the circuit file 
- ckt_file contains the name of the circuit file on disk 
- s_type is either 'E' or 'H' and defines the source type (VCVS or CCVS) 
- Anv, Fv, Ti, and M may be partially filled 
- F contains the nonlinear function numbers and limits 
- num contains the appropriate circuit information ··· 
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- this_nv contains the number of the current nonlinear voltage source being added to the 
struct~res. 
Exit : If no errors in circuit file, then: 
- error = FALSE 
- in points to the first character on the next line of the circuit file 
- Anv, Fv, Ti and M are appropriately filled 
else the circuit file has errors, and: 
- error= TRUE 
- all other pointers contain junk 
Regardless, num, s_type, F, and this_nv remain unchanged. 
B.2.13 void read_gnd_srcs (Ti, Vflag, n_gnd_srcs, n_nodes, n_ v _srcs) 
double *Ti, / * Ti v-source listing matrix 
*Vflag; / * Vflag vector used for P 1/P 2 genereration 
int *n_gnd_srcs, / * Number of grounded voltage sources 
n_nodes, f * Number of nodes in circuit 
n _v _srcs; f * Number of v-sources in circuit 
Entry : - Ti is filled as the voltage source listing matrix 
- Vflag contains junk 
- n_gnd_srcs contains the number of grounded v- sources. 
- n_nodes contains the number of nodes 
- n_ v _srcs contains the number of voltage sources 
*I 
*I 
*I 
*I 
*I 
Exit : - The grounded voltage source clusters have been entered in Vflag according to the 
algorithm 
B.2.14 void fill_ Vflag (Ti, Vflag, curr_cluster, rowstart, curr_row, curr_col, n_nodes, 
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_I 
n_v_srcs) 
do,ble *Ti, I* Ti v-source listing matrix *I \ 
*Vflag; ) / * Vflag vector used for P 1/P 2 generation *I 
int curr _cluster, / * Current cluster being processed *I 
rowstart, / * Starting row for search *I 
curr_row, f * Current row being processed *I 
curr_col, f * Current column being processed *I 
' 
n_nodes, / * N um her 'of nodes in circuit *I 
n_ v _srcs; f * Number of voltage sources in ckt *I 
Entry : - Ti is filled as the voltage source listing matrix 
- Vflag may be partially filled 
- curr_cluster contains the number of the current cluster being processed 
- rows tart contains starting row n um her for searching Ti 
- curr_row contains the number of the row currently being processed 
- curr_col contains the number of the column currently being processed 
- n_nodes contains the number of nodes 
- n_ v _srcs contains the number of v-sources 
Exit : - The voltage source on row curr _row has been processed and correctly entered in the 
appropriate rows of Vflag 
' "i 
B.2.15 void fill_Hflag (Ti, Vflag, Hflag, n_clusters, n_nodes, n_ v _srcs) 
double *Ti, / * Ti v-source listing matrix *I 
* Vflag, / * Vflag vector used for P 1/P 2 generation *I 
*Hflag; / * Hflag vector used for P 1/P 2 generation *I 
int *n_clusters, / * Number of different clusters in ckt *I 
n_nodes, / * Number of nodes in circuit *I 
n _ v _srcs; f * Number of v-sources in circuit *I 
Entry : - Ti is filled as the voltage source listing matrix 
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- Vflag vector is completely filled 
- Hflag vector contains junk 
-· n_clusters contains the number of clusters 
- n_nodes contains the number of nodes 
- n_ v _srcs contains the number of v-sources 
Exit : - Hflag is filled according to the algorithm 
- all other variables remain unchanged 
B.2.16 void process_ V _H_flags {Pl, P2, Pl bar, Vflag, Hflag, num, n_gnd_srcs, n_clusters) 
double *Pl, / * P 1 matrix operator *I 
*P2, / * P 2 matrix operator *I 
*Pl bar, / * P 1 matrix operator *I 
* Vflag, / * Vflag vector used for P 1/P 2 generation *I 
*Hflag; / * Hflag vector used for P 1/P 2 generation *I 
struct 
ckt • f * Circuit size structure *I _size *num; 
int n_gnd_srcs, f * Number of grounded v-sources *I 
n_clusters; f * Number of v-source clusters *I 
Entry: 
- P 1 is the n_nodes x n_nodes identity matrix 
- P 2 is the n_nodes x n_ v _srcs zero matrix 
- Pi is the n_ v _srcs x n_nodes zero matrix 
- Vflag is completely filled 
- Hflag is completely filled 
- num contains the circuit size parameters 
- n_gnd_srcs contains the number of grounded v-sources (clusters) 
- n_clusters contains the total number of clusters 
Exit : - P 1 is filled via the algorithm 
- P 2 is filled via the algorithm 
- Pi is filled via the algorithm 
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B.2.17 void fill_Pl_P2 (Vflag, Hflag, Pl, P2, row, col, curr_cluster, num) 
double * Vflag, 
*Hflag, 
*Pl, 
*P2; 
/ * Vflag vector used for P 1/P 2 generation 
/ * Hflag vector used for P 1/P 2 generation 
/ * P 1 matrix operator 
/ * P 2 matrix operator 
int 
struct 
row, 
col, 
curr _ cluster; 
f * Current row being processed 
f * Current column being processed 
( 
' / * Current ·cluster being processed 
ckt_size *num; / * Circuit size structure 
Entry : - Vflag is completely filled 
-·aoag is completely filled 
- P 1 is partially filled 
- P 2 is partially filled 
- row is the row currently being processed 
- col is the column of the first occurance of curr_cluster in Hflag 
- curr_cluster is the current cluster being processed 
Exit : - All the sources in cluster curr_cluster are processed, making the appropriate 
entries in P 1 and P 2• 
- All other parameters remain unchanged 
B.2.18 void fill_Plbar {Pl, Plbar, n_nodes) 
double *Pl, 
*Pl bar; 
int n_nodes; 
/ * P 1 matrix operator 
f * P 1 matrix operator 
f * Number of nodes in circuit 
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Entry : - P 1 is completely filled 
-Pi is the zero matrix 
- n_nodes contains the n um her of nodes in the circuit 
Exit : - Pi is appropriately filled 
- P 1 and n_nodes remain unchanged 
B.2.19 void get_R_L_C_info {in, elem_name, nodel, node2, elem_ value) 
FILE / * Pointer to circuit file on disk 
char *elem_name; 
int *nodel, 
*node2; 
f * Name of element (up to 8 characters) *f 
/ * '+' incidence node 
/ * '-' incidence node 
f * Value of element float *elem_ value; 
Entry : - in points to first line, first column of the circuit file on disk 
- elem_name points to the name of the reference element to find in the circuit file 
- node 1, node2, and elem_ value contain junk 
Exit : - in points to the first character after elem_name if it exists. Otherwise, it points 
to the end of the circuit file 
- nodel and node2 contain the nodes that the element bridges 
- elem_ value contains the value of the element in appropriate units of conductance 
- elem_name remains unchanged 
B.2.20 void get_ v _source_num {in, elem_name, num, v _source_num, nodel, node2) 
FILE 
char 
struct 
• 
*In· 
' 
elem_nameO; 
/ * Pointer to circuit file on disk 
f * Name of elem (up to 8 characs) 
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ckt_size *num; I* Circuit size structure *I 
int *V _source_num; I* Number of requested voltage source in the netlist *I 
Entry : - in points to the first line, first column of the circuit file 
- elem_name points to the name of the reference element to find in the circuit file 
- num contains the circuit size information 
- v _source_num, node!, and node2 contain junk 
Exit : - in points to the first character after elem_name if it exists. Otherwise, it points 
to the end of the circuit file 
- v_source_num which number voltage source elem_name appears in the listing in T. 
- node! and node2 contain the nodes that elem_name bridges 
- elem_name and num remain unchanged 
B.2.21 void get_i_source_num (in, elem_name, num, i_source_num, nodel, node2) 
FILE 
char 
struct 
• 
*In· 
' 
elem_nameQ; 
/ * Pointer to circuit file on disk 
f * Name of elem (up to 8 characs) 
ckt_size *num; f * Circuit size structure */ 
int *i_source_num; I* Number of requested current source in the netlist *I 
Entry : - in points to the first line, first column of the circuit file 
- elem_name points to the name of the reference element to find in the circuit file 
- num contains the circuit size information 
- i_source_num, nod.el, and node2 contain junk 
Exit : - in points to the first character after elem_name if it exists. Otherwise, it points 
to the end of the circuit file 
- i_source_num which number voltage source elem_name appears in the listing in T. 
- nodel and node2 contain the nodes that elem_name bridges 
- elem_name and num remain unchanged 
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_j 
B.2.22 void write_ckt_mats (Y, A, Uv, Ui, Fv, Fi, K, Ti, Pl, P2, Plbar, M, num, ckt_file) 
struct 
admits 
struct 
incid 
double *Ti, 
struct 
struct 
*Pl, 
*P2, 
*Pl bar; 
n_lin_src *Fv, *Fi; 
struct 
cc_source *K; 
struct 
convert 
ckt size *num; 
char *ckt_file; 
f * Nodal Admittance structure 
f * Pointer to source premultiplying matrices 
/ * Voltage source listing matrix 
/ * P 1 premultiplying matrix operator 
f * P2 premultiplying matrix operator 
/ * I\ matrix operator 
/ * Independent source structures 
/ * Nonlinear source structures 
f * Linearly dependent source dependency structure . *I 
f * Node conversion structure 
/ * Circuit size structure 
f * Name of circuit file on disk 
Entry : - all the matrices listed above are defined 
- ckt_file points to the name of the circuit file on disk 
Exit : - the contents of all the matrices have been printed to a disk file with the same 
first name as ckt_file, and the exten.sion .mat 
- the extension of ckt_file has been changed to .mat 
B.2.23 void title () 
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Entry: - title takes no arguments 
Exit : - the title page has been written to the screen 
B.2.24 void getvars ( t, error) 
struct 
time 
double *error; 
/ * Pointer to the time structure 
/ * Pointer to the allowable error in percent 
Entry : - t and error contain junk 
Exit : - the fields oft contain the starting and stopping times, and time increment 
- error contains the allowable error in percent 
p 
' 
B.2.25 void gen_sigs (input, V, t, num, Ui, U v) 
double *input, f * Array of values from the input source(s) *f 
*V; f * Array of (possibly intermediate) voltages *f 
struct 
time *t· 
' / * Structure defining starting, stopping & inc times * / 
struct 
ckt • size *num; 
struct 
f * Structure containing no. data points - 1 */ 
source * Ui, * U v; / * Pointers to the independent source vectors 
Entry : - input and V contain junk 
- all other structures are filled with the appropriate information to simulate the circuit 
Exit : - input contains the input vectors of the independent sources - voltage first, then current 
- V contains the vector of r quested outputs, in the order of their request in the netlist 
- all other structures e ain unchanged 
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B.2.26 void eomputeY (input, X, tine) 
double *input, 
*x, 
f * Array of values from the input source(s) 
f * Array of outputs 
f * Time increment of the simulation 
-
Entry : - input contains the vector of inputs (Voltage, current, zl, and zc) 
- X contains junk 
- tine contains the size of the current time step 
Exit : - input and tine remain unchanged 
dzL dzc 
- X contains the requested outputs (Current, voltage, dt and dt ) 
B.2.27 void converge (terml, B, F, lastsol, V, FofX, n_nsrcs, n) 
double *terml, 
*lastsol, 
*v, 
*FofX; 
struct 
n_lin_f *F; 
int n_nsrcs, 
n· 
' 
/ * Contains the 1st term of the nonlinear equation 
f * Contains the scale factors for F(x) 
/ * Contains the first guesses for convergence 
/ * Contains array of current voltages 
/ * Contains F(X) for each nonlinear function 
f * Pointer to the function reference numbers 
f * Number of nonlinearities in circuit 
/ * Current time index being evaluated 
Entry : - terml is a vector n_nsrcs long and is represented by the following nonlinear equation: 
x = terml + BF(x) 
- B is a n_nsrcs x n_nsrcs matrix, representable by the above expression 
- Fis an 'informatio11 vector', that contains the nonlinear function reference numbers and 
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• 
' 
the limits imposed on the solutions (0 for no limit) 
- lastsol is a vector of previous solutions 
- V and FofX are of length n_nsrcs and co11tain junk 
- n_nsrcs is the number of nonlinear equations to be processed 
- n is the current time index 
Exit : - term 1, B, F, n_nsrcs, and n remain unchanged 
- V contains the vector of converged solutions 
- FofX contains the appropriate nonlinear function applied to each converged solution 
- lastsol contains the previous set of solutions used in the convergence loop (logically, it 
contains junk) 
B.2.28 void gen_t_dep_mats (Ybar, r, Yo_inv, Mbar, MxGbar_G, MyGbar_G, MxSbarAi, 
MySbarAi, MySbarAni, convB, A, B, Aprime, MxUbar, 
struct 
admits * Ybar; 
struct 
delay 
struct 
convert *Mbar; 
double * Yo_inv, 
*MxGbar_G, 
*MyGbar_G, 
*MxSbarAi, 
*MySbarAi, 
*MySbarAni, 
*convB, 
*A, 
*B, 
*Aprime, 
MyUbar, MyFhar, tine, num) 
f * Nodal Admittance structure 
f * Pointer to Y- 1 block diagram constants 
f * Pointer to node conversion structure 
/ * Pointer to the YO - l matrix 
f * Pointer to MxG + MxSAvs(inv)PlbarYGprime 
f* Pointer to MyG + MySAvs(inv)PlbarYGprime 
f * Pointer to MxSbarAi 
f * PoinJer to MySbarAi 
f * Pointer to MySbarAni 
/ * Pointer to matrix sent to converge procedure ., 
f * N x (nv+ni) concatenation matrix I 
/* N x (nn·v+nn;) concatenation matrix 
f* Holds Y0 - 1(A I-~ I -Yc] 
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*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*MxUhar, 
*MyUhar, 
*MyFbar, 
tine; 
,, 
f * Holds [OIMxSbarAilMbarXLIMbarXC] 
f * Holds [OIMySbarAilMbarYLIMbarYC] 
f * Holds [OIMySbarAni] 
/ * Holds the time step for the current time index 
struct 
ckt_size *num; / * Holds the circuit size information * / 
Entry : - Ybar contains the scaled version of the nodal admittance structure as read from the 
netlist 
- Mbar has the time independent fields filled (i.e. all fields except Mxg and Myg) 
- MxSbarAi, MySbarAi, and MySbarAni are all appropriately filled 
- A and B are appropriately filled 
- tine contains the time step for the current simulation index 
- num contains the circuit size information 
Exit : - All matrices are filled according to the definitions 
- tine and num remain unchanged 
B.2.29 void get_d_i_src_info (in, ckt_file, elem_name, d_elem_name, nod.el, node2, 
elem_ value, v_source_num) 
FILE • *Ill" 
' 
/ * Pointer to input file 
char *ckt_file, / * Name of circuit file on disk * / 
*elem_name, f * Name of element (up to 8 ~haracters) *f 
*d_elem_name; f * Name of dependent element (up to 8 characters) *f 
int *nodel, f * '+' incidence node *f 
*node2, / * '-' incidence node * / 
*V_source_num; / * Number of occurance of voltage source referenced * / 
float *elem_ value; / * Value of element * / 
Entry : - in points to the beginning of the circuit description file, named ckt_file 
- elem_name is the name of the element to be found 
- d_elem_name, nodel, node2,, elem_ value, and v _source_num contain junk 
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'' Exit : If elem_name is found in the netlist, then Jl 
- node! and node2 hold the node numbers upon which it is incident 
- elem_value holds the value for the element (for R's, L's or C's) 
- d_elem_name holds the name of the element for dependent sources 
- v_source_num holds the number of the voltage (or current) source if d_elem_name 
• 1s a source 
- in points to the next line in the circuit file 
else 
- in points to the end of the circuit file 
- All values returned (except elem_name) contain junk 
B.2.30 void gen_t_ind_mats (A, B, Y, Ybar, As, K, Pl, P2, Plbar, Ti, M, Mhar, 
MxGbar_G, MyGbar_G, MxSharAi, MySbarAi, MySbarAni, 
num) 
double*A, f * N x (nv+ni) concatenation matrix 
*I *B, f * N x (nnv+nni) concatenation. matrix 
*I *Pl, / * Pointer to the P 1 matrix 
*I *P2, / * Pointer to the P 2 matrix 
*I *Pl bar, f * Pointer to the f\ matrix 
*I *Ti, f * Pointer to the T; voltage source listing matrix 
*I *MxGbar_G, f * Pointer to MxG + MxSAvs(inv)PlbarYGprime 
*I *MyGbar_G, f * Pointer to MyG + MySAvs(inv)PlbarYGprime 
*I *MxSbarAi, f * Pointer to MxSbarAi 
*MySbarAi, f * Pointer to MySbarAi *I 
*MySbarAni; I* Pointer to MySbarAni *I 
struct *I 
admits *Y, 
*Yhar; /* Nodal admittance matrix structures 
*I struct 
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incid *As; 
struct 
cc_source *K; 
struct 
convert *M, 
*Mbar; 
struct 
ckt size *n um; 
f * i>ointer to the source premultiplying matrices 
/ * Structure of linearly dependent source dependencies 
/ * Structures for node conversions 
/ * Holds circuit size parameters 
Entry: - Y, Ybar, As, K, P1, P2 , Pi, Ti, M, and num all contain the appropriate netlist 
information 
- All the other matrices contain junk 
Exit : - All the undefined matrices are filled according to their defintions 
- All other structures are left unchanged 
B.2.31 double maxdiag (x, n_nodes) 
double *X; 
int n_nodes; 
f * Matrix whose maximun1 main diagonal value is to be found 
f * Size of the (square) matrix (i.e. number of nodes) 
Entry : - x points to an n_nodes x n_nodes matrix 
- n_nodes is the size of the square matrix 
Exit : - The maximum value found on the diagonal of x is returned 
- x and n_nodes are left unchanged 
_B.2.32 void free_meml (Y, Ybar, MxGbar_G, MyGbar_G, MxSbarAi, MySharAi, 
MySbarAni, As, A, B, Ti, Pl, P2, Plbar, K, Fv, Fi, M, Mbar, F, 
qLscr_O, qCscr_O) 
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J ( 
\ 
\ 
\ 
struct 
admits **Y, 
**Ybar; 
,, 
struct 
incid **As; 
struct 
cc_source **K; 
struct ;; 
n_lin_src **Fv, **Fi; 
struct 
/ * Pointers to nodal admittance structure pointers 
/ * Pointer to nodal incidence structure pointer 
/ * Pointer to dependent source structure pointer 
/ * Pointers to nonlin. v- and i-source definition pointers 
conyert **M, **Mbar; / * Pointers to node conversion pointers 
struct 
n_lin_f **F; / * Pointer to nonlinear function defintion and limit pointer * / // double **MxGbar_G, 
**MyGbar_G, 
**MxSbarAi, 
**MySbarAi, 
**MySbarAni, 
**Pl, 
**P2, 
**Pl bar, 
*·*qLscr_O, 
**qCscr_O; 
f * Pointer to MxGbar_G matrix pointer 
f * Pointer to MyGbar_G matrix pointer 
f * Pointer to MxSbarAi matrix pointer 
f * Pointer to MySbarAi matrix pointer 
f * Pointer to MySbarAni matrix pointer 
/ * Pointer to A concatenation matrix pointer 
f * Pointer to B concatenation matrix pointer 
/ * Pointer to Ti voltage source listing matrix pointer 
/ * Pointer to P 1 operator matrix pointer 
/ * Pointer to P 2 operator matrix pointer 
/ * Pointer to P 1 operator matrix pointer 
f * Pointer to inductor initial condition vector pointer 
/ * Pointer to capacitor initial condition vector pointer 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I Entry : - All pointers point to pointers that point to memory reserved by calloc or malloc Exit : - The memory pointed to by these pointers is freed to the heap 
B.2.33 void free_mem2 (input, V, in_req, out_req, Uv, Ui) 
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" 
; 
/ 
double **input, 
**V; 
struct 
in_struct **in_req; 
struct 
f * Points to the input vector pointer 
/ * Points to the output vector pointer 
/ * Points to the input request structure pointer 
out_struct **out_req; / * Poipts to the output request structure pointer 
struct 
source **Uv, **Ui; f* Points to the independent voltage and current source pointers *f 
Entry : - All pointers point to pointers that point to memory reserved by calloc or malloc 
Exit : - The memory pointed to by these pointers is freed to the heap 
B.2.34 void printtable (input, Vout, innum, outnum, numvals, t, in_req, out_req, num) 
double input[ ][MAXPTS], 
Vout[ ][MAXPTS]; 
int • 1nnum, 
outnum[3], 
numvals; 
struct 
time *t; 
struct 
in_struct *in_req; 
struct 
out_struct *out_req; 
struct 
/ * Input source array 
f * V output array 
f * Defines number of input array 
f * Defines the three output array numbers 
f * Number of data points - 1 
/ * Structure for starting and stopping times 
/ * Structure for input request variables 
f * Structure for output request variables 
ckt_size *num; f * Structure for circuit size parameters *f 
Entry : - input and Vout contain the input and output vectors, respectively, at each time index 
- innum and outnum indicc1.te which input and output vectors will be printed, respectively 
- numvals indicates the number of data points computed in the simulation 
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/ 
- t points to 'the time structure (starting and stopping times) 
- in_req and out_req hold the input and output request information ( element names, 
node numbers) 
- num holds the circuit size information 
Exit : - All structures remain the same 
- The desired input and output vectors have been printed to the screen 
B.2.35 void write_moc_mats (Y, MxGbar_G, MyGbar_G, MxSbarAi, MySbarAi, 
MySbarAni, Mbar, A, B, F, num) 
struct 
admits *Y; 
double *MxGbar_G, 
*MyGbar_G, 
*MxSbarAi, 
*MySbarAi, 
*MySbarAni, 
struct 
convert *Mbar; 
struct 
n lin f *F; 
struct 
/ * Pointer to the nodal admittance structure 
f* Pointer to MxGbar_G matrix pointer 
f * Pointer to MyGbar_G matrix pointer 
/ * Pointer to MxSbarAi matrix pointer 
f * Pointer to MySbarAi matrix pointer 
f * Pointer to MySbarAni matrix pointer 
/ * Pointer to A concatenation matrix pointer 
/ * Pointer to B concatenation matrix pointer 
/ * Pointer to the node conversion structure 
f * Pointer to the nonlinear function ref. #'sand limits 
ckt_size *num; / * Pointer to the circuit size information 
Entry : - All the structures are filled with the appropriate information 
Exit : - All the structures have been written to the file moc.mat 
- All the information in the structures is preserved 
, .. 
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*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
B.2.36 void read_ckt_size (in_file, num) 
FILE 
struct 
*in_file; / * Pointer to the input file, moc.mat 
ckt_size *num; / * Pointer the the circuit size description structure 
Entry : - in_file points to the first line, first column of moc.mat 
- The fields pointed to by num contain junk 
Exit : - The circuit size information is read from moc.mat and assigned appropriately to num 
- in_file points to the line following the last set of vital circuit size information in 
moc.mat 
B.2.37 void read_moc_mats (in_file, Ybar, MxGbar_G, MyGbar_G, MxSbarAi, 
MySbarAi, MySbarAni, Mbar, A, B, F, num) 
FILE *in_file; 
struct 
admits * Ybar; 
double *MxGbar_G, 
struct 
*MyGbar_G, 
*MxSbarAi, 
*MySbarAi, 
*MySbarAni, 
*A, 
convert *Mbar; 
struct 
n_lin_f *F; 
struct 
ckt_size *num; 
/ * Pointer to the file moc.mat 
/ * Pointer to the nodal admittance structure 
f * Pointer to MxGbar_G matrix pointer 
f* Pointer to MyGbar_G matrix pointer 
/ * Pointer to MxSbarAi matrix pointer 
f * Pointer to MySbarAi matrix pointer 
f * Pointer to MySbarAni matrix pointer 
/ * Pointer to A concatenation matrix pointer 
/ * Pointer to B concatenation matrix pointer 
/ * Pointer to the node conversion structure 
/ * Pointer to the nonlinear function ref. #'s and limits 
/ * Pointer to the circuit size information 
- 118 -
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
Entry : - in_file points to the line following the circuit size description lines in the file moc.mat 
- All the structures are filled with junk 
Exit : - All the structures have been written to the file moc.mat 
- All the information in moc.mat is read and assigned appropriately to the structures 
B.2.38 void 
sim_ Y _inv (x_in, x_out, s_inv_ Vn_bar, s_ Vn_bar, n, Yo_inv, r, Aprime, 
s_inv _ Vn_O, s_ Vn_O, pass, tine, num) 
double *X_in, 
*X_out, 
f * Input to the procedure 
I* The vector of first-terms that is returned to the calling 
I* procedure (computeY) *I 
f * The value of s_inv_Vn_bar upon entry *f 
f * The value of s_ Vn_bar upon entry *f 
/* Forward matrix multipliers of Reduced Block Diagram */ 
I* Holds Y0 - 1[A 1-YL 1-YcJ *I 
/* Initial conditions for s_inv _ Vn_bar vector *I 
/* Initial conditions for s_ Vn_bar vector *I 
I* Time increment of the simulation *I 
/, 
*s_inv _ Vn_bar, 
*S_ Vn_bar, 
*YO • _1nv, 
*Aprime, 
*s_inv_ Vn_O, 
*s_ Vn_O, 
tine; 
int n, 
pass; 
struct 
/* Current time index. Initializes qscratch to zero at n = 0 *I 
f * Pass through Y(inv) block 
delay f * Holds multipliers for the Y- 1 block 
struct ~ 
ckt~size *Ilum; / * Structure for circuit size 
Entry : - x_in is the input vector to the Y- 1 block 
- s_inv_ Vn_bar_O ands_ Vn_bar_O hold the initial conditions for the inductor and 
capacitor blocks, respectively 
- Yo_inv, r, Aprime, and num all contain the predefined values 
- n is the time index number of the simulation 
- tine is the time step of the simulation 
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\ 
- pass is the pass through the Block Diagram ( equals either one or two) 
- s_inv _ Vn_bar and s_ Vn_bar contain junk 
Exit : - If pass equals one: 
- x_out equals Aprime * x_in 
else if pass equals two: 
- x_out equals Aprime * x_in (from pass= 1) + Yo_inv * x_in 
- Derivatives are updated and placed in the vectors s_inv_ Vn_bar ands_ Vn_bar 
B.2.39 void transpose ( A, B, ra, ca) 
int ra, ca; 
/ * Pointer to matrix A; matrix to be transposedic / 
f * Pointer to matrix B; result of transpose of A*/ 
f * Number of rows and columns, respectively *I 
Entry : - A points to a matrix whose transpose is to be taken and has dimension ra x ca 
- B cont,ains junk and has dimension ca x ra 
Exit : - B contains the transpose of A 
- A, ra, and ca remain unchanged 
B.2.40.1 double FO(X) 
double X; / * Double-precision argument 
Entry : - X is a double-presion argument 
Exit : - The nonlinear function FO is applied to X an the result is returned 
B.2.40.2 double FOprime(X) 
double X; f * Double-precision argument 
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Entry : - Xis a double-presion argument 
Exit : - The nonlinear function FOprime is applied to X and the result is returned 
B.2.41 double eval_F (fnum, arg) 
int fnum; 
double arg; 
/ * Nonlinear function reference n um her * / 
/ * Dou hie-precision n um her to be used as argument in nonlinear function * / 
Entry : - fnum and arg define a nonlinear function and its argument 
Exit : - The nonlinear function fnum is applied to arg and the result is returned 
B.2.42 double eval_Fprime (fnum, arg) 
int fnum; f * Nonlinear function reference number *f 
dou hie arg; / * Dou hie-precision n um her to be used as argument in nonlinear function * / 
Entry : - fnum and arg define a nonlinear function and its argument 
Exit : - The nonlinear function fnum ( derivative of previous procedure) is applied to arg and 
the result is returned 
B.2.43 void fill_Nod_Ad_Mats (qLscr_O, qCscr_O, n_nodes) 
double. *QLscr_O, f * Holds the initial conditions for qLscratch vector 
*QCscr_O; f * Holds the initial conditions for qCscratch vector *f 
int n_nodes; / * Size of the circuit (i.e. number of nodes) * / 
Entry : - qLscr_O and qCscr_O are filled with junk 
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- n nodes indicates the size of the two intial condition vectors -
Exit : - qLscr_O and qCscr_O are filled with the appropriate initial conditions 
- n_nodes is unchanged 
B.2.44 void add_limit (in, F, this_limit) 
FILE • *Ill" 
' 
/ * Pointer to input circuit file 
struct 
n_lin_f *F; 
int this_limit; 
/ * Pointer to nonlinear function def. and limit structure 
/ * Current nonlinear limit being processed 
Entry : - in points to the first character after the .L limit command 
- F may be partially filled with nonlinear function numbers and limits 
- this_limit holds the current nonlinear limit being processed 
Exit : - in points to the next line in the input file 
- F contains the appropriate infor~ation for the next nonlinear source 
- this_limit remains unchanged 
B.2.45 void concat ( A, B, C, ra, ca, rb, ch) 
double *A, / * Pointer to matrix A 
*I 
*B, / * Pointer to matrix B 
*I 
*C; / * Pointer to matrix C 
*I int ra, f * Number of rows in A. Should equal number of rows of B */ 
,l ca, f * Number of columns in A ;; 
rb, f * Number of rows in B. Should equal number of rows of A *I 
cb· f * Number of columns in B ~----J 
*I ' 
.. 
Entry : - A and B point to matrices of dimension ra x ca and rb x ch, respectively, containing 
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information 
- C has been allocated space to hold ra x ( ca + ch) elem en ts (for ra, ca, and ch > 0) 
Exit : - If A== 0 (or ra == 0 or ca== 0), then 
- B gets copied to C and C has the dimensions of B 
- If B == 0 (or rb == 0 or ch== 0), then 
- A gets copied to C and C has the dimensions of A 
- else 
- C is the concatenation of A and B ( C = [ A I B]) 
B.2.46 BOOL invert {A, size, det) 
double *A, 
*<let; 
/ * Matrix to be inverted 
f * Determinant of matrix to be inverted 
int • size; / * Size of the (square) matrix to be inverted * / 
Entry : - A points to a size x size matrix 
- *det contains junk 
Exit : - If the matrix A is singular, then 
- FALSE is returned 
~""" 
- If the matrix has an inverse, then 
- it is returned in A 
- TRUE is returned 
- the determinant of the original matrix is returned in *det 
B.2.47 void plotfncs (numplots, inarray, outarray, numvals) 
int numplots; / * Indicates whether one or two graphs are to be plotted 
doubleinarray[ ], f * Array of input values to the circuit 
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-· 
outarray[ ]; f * Array of data points 
int numvals; f * Number of values to be plotted - 1 
Entry : - numplots contains the number of graphs that will be plotted (it may take the values 
INONLY, OUTONLY, or TWOPLOTS) 
- inarray and outarray contain the data points for the input and output signals, 
respectively 
- numvals contains the number of data points in the two data arrays 
Exit : - numplots logically contains junk 
- the data in inarray and outarray have been plotted to the screen 
- inarray, outarray, and numvals are unchanged. 
B.2.48 BOOL matadd (A, B, C, ra, ca, rb, ch) 
double *A, / * Pointer to a matrix of dimension ra x ca *I 
*B, / * Pointer to a matrix of dimension ra x ca *I 
*C· 
' 
/ * Pointer to a matrix of dimension ra x ca *I 
int ra, f * Number of rows in A and Band C *I 
ca, f * Number of columns of A and Band C *I 
rb, f * Number of rows of B *I 
ch· 
' 
f * Number of columns of B and C *I 
Entry : - A is a matrix of type double and size ra x ca 
- B is a matrix of type double and size rb x ch 
- C is a matrix of type double and size ra x ch 
- B is the matrix that will be added to A 
- The result will be put in matrix C 
- A and B logically contain values 
- C contalns junk 
- ra, rb, ca, and ch are of type int and contain the appropriate sizes of the arrays 
Exit : - If A is a null pointer and B .is not, then 
- B will be copied into C and C will be rh x ch 
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B.2.49 
- If B is a null pointer and A is not, then 
- A will be copied in to C and C will be ra x ca. 
- A, B, ra, rb, ca, and ch remain unchanged 
- If the matrix addition is valid (i.e. if ra == rb and ca == ch, or ra == 0, ca == 0, 
rb == O, or ch == 0), then TRUE is returned as well as the resulting matrix addition 
or pointer assignment. 
- If the matrix addition is invalid (i.e. ra != rh or ca != ch), then FALSE is returned and 
C contains junk 
BOOL matmult (A, B, C, ra, ca, rh, ch) 
double *A, / * Pointer to a matrix of dimension ra x ca *I 
*B, / * Pointer to a matrix of dimension ra x ca *I 
*C; / * Pointer to a matrix of dimension ra x ca *I 
int ra, f * Number of rows in A and C *I 
ca, f * Number of columns of A *I 
rb, f * Number of rows of B 
*f 
ch· 
' 
I* Number of columns of Band C *I 
Entry : - A is a matrix of type double and size ra x ca l,. 
- B is a matrix of type double and size rh x ch 
- C is a matrix of type double and size ra x ch if ra != ca != 1 (i.e. if we're not just 
multiplying B by a constant) 
- If ra = ca= 1, then C is of size rb x ch 
- B is the matrix that will be multiplied by A 
- The result will be put in matrix C 
- A and B contain logical values 
- C contains junk 
- ra, rh, ca, and ch are of type int and contain the appropriate sizes of the arrays 
Exit : - A, B, ra, rh, ca, and ch remain unchanged 
- If the matrix multiplication is valid (i.e. if A is a constant, if rb == ca, or A or B is a 
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r 
,. 
null matrix), then TRUE is returned as well as the appropriate matrix multiplication or 
pointer assignment 
- If the matrix multiplication is invalid (i.e. rb != ca and ra != ca != 1 ), then FALSE is 
returned and C contains junk. 
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B.3 Functions and Arguments of procfunc 
This section contains the functions used by procfunc along ·with explanations of the 
corresponding arguments, entry, and exit conditions. 
B.3.1 void main (params, infile) 
int params; 
char *infileO; 
f * Number of parameters on the command line (including program ~me) 
f * Pointer to the input file name *I 
B.3.2 BOOL warning () 
Entry : - None 
d 
Exit : - The warning to the procfunc program has been printed to the screen 
B.3.3 void write_deffnc_header (out) 
FILE *out; f * Pointer to the output file. Specifically, the file deffnc.c 
Entry : - out points to the first line, first column of the disk file deffnc.c 
Exit : - The header to deffnc.c has been written 
- out points to the next line of the file 
B.3.4 void write_evaluate_header 1 (out) 
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FILE *out; f * Pointer to the output file. Specifically, the file evaluate.c *f 
Entry : - out points to the first line, first column of the disk file evaluate.c 
Exit : - The header to evaluate has been written. Specifically, the header for the function 
eval_F 
- out points to the next line of the file 
B.3.5 void write_evaluate_header2 (out) 
FILE *out; / * Pointer to the output file. Specifically, the file evaluate.c * / 
Entry : - out points to the disk file evaluate.c 
Exit : - The header to evaluate.c has been written. Specifically, the header for the function 
eval_Fprime 
- out points to the next line of the file 
B.3.6 void write_evaluate_ trailer (out) 
FILE *out; / * Pointer to the output file. Specifically, the file evaluate.c * / 
Entry : - out points to the disk file evaluate.c 
Exit : - The trailer to evaluate.c has been written 
- out points to the next line of the file 
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B.3.7 void add_fnc (in, deffnc_c, deffnc_h, evaluate_c, end_of_file, n_fncs, curr_F) 
FILE • / * Pointer to the input file *I *ID, 
*deffnc_c, / * Pointer to the output file deffnc.c *I 
*deffnc_h, / * Pointer to the output file deffnc.h *I 
*evaluate_c; / * Pointer to the output file evaluate.c *I 
BOOL *end_of_file; / * Boolean end of file flag *I 
int n_fncs, / * Number of nonlinear fu11ctions *I 
curr_F; / * Current nonlinear function being processed *I 
Entry : - in, deffnc_c, deffnc_h, and evaluate_c all point to external data files. in is in read-
mode, all others are in write-mode 
- end_of_file = FALSE 
- n_fncs holds the number of nonlinear functions (excluding derivatives of the functions) 
- curr_F holds the number of the current nonlinear function being processed 
Exit : - All the functions have been added appropriately to deffnc.c, deffnc.h, and evaluate.c. 
- in points to the next line in the input file 
- If the next line of the input file begins with '.' then 
- end_of_file = TRUE 
- else 
- end_of_file = FALSE 
- 129 -
Appendix C: Format of mac.mat 
' 
This appendix lists the format of the file moc.mat. This file is read by computeY, the 
engine of mocisin. It contains all the information necessary to simulate a circuit. Specifically, it 
contains time-step independent information that is used to derive the time-step dependent 
information. This time-step dependent information is required to perform the actual simulation. 
Therefore, if only compute Y is used, then the the user must supply a copy of moc.mat that 
represents the circuit under consideration. The user is advised that the contents of moc.mat must 
obey the following format. Any deviations from this format will lead to abnormal program 
termination. Notice that each line contains only one piece of information. 
This first information provided in the file is the number of nodes and sources in the 
circuit. Specifically, the first part of the file contains the following lines: 
n nodes= xx 
• 
nn1 = xx 
nnv = xx 
nlcc = xx 
nlvc = xx 
nlcv = xx 
nlvv = xx 
nncc = xx 
nnvc = xx 
nncv = xx 
nnvv = xx 
n_v_out = xx 
n_i_out = xx 
In each line, 'xx' is an integer. Each line has the following interpretation: 
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' ) 
n_nodes = number of nodes in the circuit (excluding ground) 
ni = number of independent current sources in the circuit 
nv = number of independent voltage sources in the circuit 
nice = number of linearly dependent CCCS's in the circuit 
nlvc = number of linearly dependent VCCS's in the circuit 
nlcv = number of linearly dependent CCVS's in the circuit 
nlvv = number of linearly dependent VCVS's in the circuit 
nncc = number of nonlinear CCCS's in the circuit 
nnvc = number of nonlinear VCCS's in the circuit 
nncv = number of nonlinear CCVS's in the circuit 
nnvv = number of nonlinear VCVS's in the circuit 
n_ v_out == number of output voltage requests 
n_i_out = number of output current requests 
I1nmediately following this information are the time-independent matrices. All the 
matrices are written in the same format. That is, the name is written, then the contents of each 
row in double-precision exponential notation. For example, if matrix A has the following form 
A 
then it would appear in moc.mat as follows: 
A 
1. OOOOOOOOOOOOOOOOOOOOe+OO 
2.00000000000000000000e+OO 
3. OOOOOOOOOOOOOOOOOOOOe+OO 
4.00000000000000000000e+OO 
1 
4 
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2 
5 
3 
6 
5.00000000000000000000e+OO 
6. OOOOOOOOOOOOOOOOOOOOe+OO 
Notice · that each element of the matrix has 20 digits after the decimal place. This is because all 
floating point numbers used in mocisin are of type double. Any fewer decimals could lead to "'· 
"' 
improper simulation results. 
The time-step independent matrices that appear in moc.mat are, in order, 
/ .. 
/ 
' .· 
,. 
MxGG 
MyGG 
[MxS I Ai] 
[MyS I Ai] 
[MyS I Ani] 
Mxc 
Myc 
A 
B 
F[fnum] F[limit] 
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. ·~ 
.-..~ ... 
' 
The user should realize that even if a particular matrix has no elements (i.e. it is a null matrix), 
the name is still present in moc.mat. 
The elements of the matrices are read in the same order as they are written. This poses 
no problems since the circuit size parameters are listed and read first, thus defining the matrix 
dimensions before any time-step independent matrix information is read. 
As an example of a moc.mat file, the first example circuit of Appendix D is simulated, 
with the following moc.mat as the result: 
n nodes= 2 
11i = 0 
nv = 1 
nice= 0 
nlvc = 0 
nlcv = 0 
nlvv = 0 
nncc = 0 
nnvc = 1 
nncv = 0 
nnvv = 0 
n v out= 1 
n i out= 4 
Ybar.G 
1.00000000000000000000e+OO 
o.ooooooooooooooooooooe+oo 
-9.99999999999599990000e-01 
1. OOOOOOOOOOOOOOOOOOOOe+OO 
Ybar.L 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
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O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
1. 99999999999920000000e+00 
Ybar.C 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
1.0000000149007611 OOOOe+OO 
MxGbar_G 
0. 00000000000000000000e+00 
1. OOOOOOOOOOOOOOOOOOOOe+OO 
MyGbar_G 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0.00000000000000000000e+OO 
1.00000001490116120000e-O 1 
-l.00000001490116120000e-01 
-l .0000000000000001OOOOe-01 
1.0000000000000001OOOOe-01 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
0.00000000000000000000e+oo 
l .00000000000000000000e+00 
MxSbarAi 
MySbarAi 
MySbarAni 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
0.00000000000000000000e+00 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
M(bar)xL 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
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M(bar)xC 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
M(bar)xS 
0. 00000000000000000000e+00 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
M(bar)yL 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0.00000000000000000000e+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0.00000000000000000000e+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
M(bar)yC 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
0.00000000000000000000e+OO 
1. 00000001490116120OOOe-01 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
M(bar)yS 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
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1. 00000000000040000000e-O 1 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
M{bar)yF 
1. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
0. OOOOOOOOOOOOOOOOOOOOe+OO 
A 
l .OOOOOOOOOOOOOOOOOOOOe+OO 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
B 
O.OOOOOOOOOOOOOOOOOOOOe+OO 
-9. 99999999999599960000e+00 
F .fnum F .limit 
0 O.OOOOOOOOOOOOOOOOOOOOe+OO 
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Appendix D: Example Circuits 
This appendix contains two examples. Each example outlines the process used to derive 
different matrices needed to perform the simulation. The first considers a simple R-L-C half-wave 
rectifier and illustrates some of the primative matrices required. The second example considers a 
common emitter amplifier, and the process required to enter nonlinear sources that are artificially 
replicated by linearly dependent sources. Each of the examples contains the circuit netlist, the 
results of the appropriate . mat file, and the results of the simulation in both tabular and graphical 
form. 
D.l Example 1. R-L-C IIalf Wave Rectifier 
This example employs a simple one-dimensional circuit (that is, a circuit with only one 
nonlinear element). Shown below is the schematic of the original circuit, and the corresponding 
nonlinear element replaced with the appropriate model. 
1 Al 2 
Ll Cl Dl 
3P 
1 Al 2 
Ll Cl R2 
Figure D.1 A Simple R-L-C Half-Wave Rectifier 
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F = NGVJ 
1 
The netlist that corresponds to the circuit with the diode explicitly replaced by its model is given 
as: 
* Circuit file for a peak-detector with inductor 
vs 1 0 1 2 0 1 0 
RN 2 0 2.5e13 
Rl 1 2 10 
Cl 2 0 .1 
Ll 2 0 5 
NGO 2 0 1 0 2 0 0 
.v 2 0 
.I NGO 
.I Rl 
.I VS 
.I Cl 
.END 
The first step taken is to find the number of nodes in the circuit and fill the nodal 
admittance structures. This is accomplished by inspection, and the reader will find that 
YG 
1 -1 
Rl Rl 
-1 1 1· 
- Rl + R2 Rl 
0 0 
0 
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1 
Ll 
( 
0 0 
0 Cl 
where Y G, Y L' and Y c each correspond to the appropriate component of the total nodal 
admittance structure. Since there is only one voltage source in the circuit, the voltage source 
listing matrix, T, is 
T [ 1 0 J 
From the algorithm described in chapter 2, the equation-ordering matrix operators P 1, 
I\, and P 2 are 
. p 
1 
0 0 
0 1 
1 
.0 
0 J 
The next step is to fill the current and voltage source incidence matrices. Since the circuit 
has only an independent voltage source and a nonlinear dependent current source, the only 
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ordering matrices that exist are Av and Ani· These matrices and the source definition matrices 
are found to be 
Av 
0 
1 
NGO 
where V 8 and NGO contain the appropriate information needed to describe the sources ( e.g. 
amplitude and frequency for V 5 and nonlinear function reference number and dependent nodes for 
NGO). 
Since there are no other source classes in the circuit ( e.g. linearly dependent), no other 
circuit description matrices are defined. This is accomplished in mocisin by creating a null pointer 
to the particular structure. An example includes the structures that define voltage sources that are 
linearly dependent upon the current through a capacitor, Kvc· Since these sources do not occur in 
the circuit, Kvc is a null matrix. Consequently, when the mathematics involve a manipulation 
with the structure, a second null pointer is generated. This is conceptually equivalent to 
multiplying a matrix by the zero matrix. 
Although no other matrices that describe the circuit topology are required, the nonlinear 
function and output reordering matrices, l\1x and My require definit'ion. Since there is only one 
nonlinearity, and it depends upon node voltages, the only non-zero submatrix of Mx is Mx 9 : 
Mx 9 [ 0 
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The contents of each of the submatrices of My depend upon which outputs are requested. 
For example, if one wishes to view the voltage between nodes 2 and 0, the current through Rl, 
Cl, and the nonlinear generator NGO, then the following would be the only non-zero matrices of 
Myg 
Myc 
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0 1 
1 -1 
- -Rl Rl 
0 0 
0 0 
0 0 
0 0 
0 Cl 
0 0 
0 
0 
0 
1 
' 
' I 
From these primative matrices, all the time independent and time dependent structures 
needed for the simulation are derived. 
As reference for the reader, the output file thesisl.mat is given along the following lines. 
n_nodes = 2, n_points = 0, nv = 1, ni = 0 
nlvv = 0, nlcv = 0, nlvc = 0, nlcc = 0 
nnvv = 0, nncv = 0, nnvc = 1, nncc = 0 
n_ v _out = I, n_i_out = 4 
0.100000 -0.100000 
-0.100000 0.100000 
0.000000 0.000000 
0.000000 0.200000 
0.000000 0.000000 
0.000000 0.100000 
Y.G 
Y.L 
Y.C 
Ai 
- 142 -
1.000000 
U v[O] .fnum = 1 
Uv[O].dc = 0.000000 
Uv[O].td = 0.000000 
Av 
, Uv[O].Ampl = 2.000000 
, Uv[O].freq = 6.283185 
Ali 
K.iG 
K.iL 
K.iC 
K.iS 
Alv 
K.vG 
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,. 
0.000000 
-· 1.000000 
K.vL 
K.vC 
K.vS 
Ani 
Fi[O].fnum = 0, Fi[O].nodel = 2, Fi[O].node2 = 0 
1.000000 0.000000 
0.000000 0.000000 
0.000000 1.000000 
Anv 
Ti 
Pl 
P2 
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·, 
/ 
/ 
1.000000 
0.000000 
1.000000 0.000000 
0.000000 1.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 
0.000000 0.000000 
0.100000 -0.100000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 1.000000 
Plbar 
MxG 
MxL 
MxC 
MxS 
MyG 
MyL 
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0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.100000 
0.000000 0.000000 
0.000000 
0.000000 
1.000000 
0.000000 
0.000000 
MyC 
MyS 
Notice that some of the matrices have no entries. This is because the circuit does not 
have every type of source possible. For example, all the Ki and Kv sub-fields are empty because 
there are neither linearly dependent current sources nor linearly dependent voltage sources. 
A partial listing of the results of the simulation in both tabular and graphical form are 
found on the next several pages. The simulation run is from O to 2 seconds, with a time step of 
0.01 seconds and a maximum allowed error of 0.1 %. 
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time vs V{2,0) IRl ICl 
-------------------------------------------------------------------------------------
0.000 0.000000 0.000000 0.000000 0.000000 
0.010 0.125581 0.000625 0.012496 0.012495 
0.020 0.250666 0.002490 0.024818 0.024814 
0.030 0.374763 0.005576 0.036919 0.036907 
0.040 0.497380 0.009858 0.048752 0.048725 
0.050 0.618034 0.015305 0.060273 0.060220 
0.060 0.736249 0.021883 0.071437 0.071347 
0.070 0.851559 0.029554 0.082200 0.082059 
0.080 0.963507 0.038272 0.092523 0.092315 
0.090 1.071654 0.047992 0.102366 0.102071 
0.100 1.175570 0.058660 0.111691 0.111289 
0.110 1.274848 0.070221 0.120463 0.119932 
0.120 1.369094 0.082616 0.128648 0.127964 
0.130 1.457937 0.095782 0.136216 0.135354 
0.140 1.541026 0.109653 0.143137 0.142070 
0.150 1.618034 0.124161 0.149387 0.148086 
0.160 1.688656 0.139234 0.154942 0.153378 
0.170 1.752613 0.154799 0.159781 0.157923 
0.180 1.809654 0.170780 0.163887 0.161703 
0.190 1.859553 0.187100 0.167245 0.164703 
0.200 1.902113 0.203681 0.169843 0.166910 
Press Return to continue, 'q' and Return to quit. 
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., 
time vs V(2,0) IRl ICl 
-------------------------------------------------------------------------------------
0.210 1.937166 0.220442 0.171672 0.168315 
0.220 1.964574 0.237304 0.172727 0.168912 
0.230 1.984229 0.254184 0.173005 0.168698 
0.240 1.996053 0.271003 0.172505 0.167674 
0.250 2.000000 0.287679 0.171232 0.165842 
0.260 1.996053 0.304131 0.169192 0.163210 
0.270 1.984229 0.320281 0.166395 0.159789 
0.280 1.964575 0.336050 0.162852 0.155590 
0.290 1.937166 0.351361 0.158581 0.150631 
0.300 1.902113 0.366139 0.153597 0.144930 
0.310 1.859553 0.380311 0.147924 0.138510 
0.320 1.809654 0.393807 0.141585 0.131397 
0.330 1. 752613 0.406557 0.134606 0.123617 
0:340 1.688656 0.418498 0.127016 0.115202 
0.350 1.618034 0.429568 0.118847 0.106185 
0.360 1.541027 0.439707 0.110132 0.096601 
0.370 1.457937 0.448861 0.100908 0.086488 
0.380 1.369094 0.456980 0.091211 0.075886 
0.390 1.274848 0.464016 0.081083 0.064837 
0.400 1.175571 0.469927 0.070564 0.053384 
0.410 1.071654 0.474675 Q.Q}i,9698 0.041573 
Press Return to continue, 'q' and Return to quit. 
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time vs V(2,0) IRl IC! 
-------------------------------------------------------------------------------------
0.420 0.963508 0.478226 0.048528 
0.430 0.851559 0.480552 0.037101 
0.440 0.736249 0.481628 0.025462 
0.450 0.618034 0.481436 0.013660 
0.460 0.497380 0.479962 0.001742 
0.470 0.374763 0.477197 
-0.010243 
0.480 0.250667 0.473137 
-0.022247 
0.490 0.125581 0.467783 
-0.034220 
0.500 0.000000 0.461143 
-0.046114 
0.510 
-0.125581 0.453228 
-0.057881 
0.520 
-0.250666 0.444054 
-0.069472 
0.530 
-0.374762 0.433643 
-0.080841 
0.540 
-0.497380 0.422022 
-0.091940 
0.550 
-0.618034 0.409223 
-0.102726 
0.560 
-0. 736249 0.395281 
-0.113153 
0.570 
-0.851558 0.380237 
-0.123180 
0.580 
-0.963507 0.364137 
-0.132764 
0.590 
-1.071653 0.347030 
-0.141868 
0.600 
-1.175570 0.328969 
-0.150454 
0.610 
-1.274848 0.310011 '-0.158486 
0.620 
-1.369094 0.290217 
-0.165931 
Press Return to continue, 'q' and Return to quit. 
~ 
i 
/ 
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0.029450 
0.017064 
0.004463 
-0.008302 
-0.021182 
-0.034124 
-0.047078 
-0.059992 
-0.072815 
-0.085496 
-0.097984 
-0.110230 
-0.122186 
-0.133802 
-0.145034 
-0.155836 
-0.166166 
-0.175981 
-0.185242 
I 
-d.193913 
-0.201959 
time vs V(2,0) IRl ICl 
--------------------------------------------------------------------------------------
0.630 -1.457937 0.269652 
-0.172759 
-0.209346 
0.640 
-1.541026 0.248383 
-0.178941 
-0.216046 
0.650 -1.618034 0.226479 
-0.184451 
-0.222031 
0.660 
-1.688656 0.204013 
-0.189267 
-0.227278 
0.670 -1.752613 0.181061 
-0.193367 
-0.231763 
0.680 
-1.809654 0.157700 
-0.196735 
-0.235470 
0.690 
-1.859553 0.134007 
-0.199356 
-0.238382 
0.700 
-1.902113 0.110063 
-0.201218 
-0.240488 
0.710 
-1.937166 0.085950 
-0.202312 
-0.241778 
0.720 -1.964574 0.061749 
-0.202632 
-0.242246 
0.730 
-1.984229 0.037542 
-0.202177 
-0.241890 
0.740 
-1.996053 0.013412 
-0.200947 
-0.240711 
0.750 
-2.000000 
-0.010559 
-0.198944 
-0.238711 
0.760 
-1.996053 
-0.034290 
-0.196176 
-0.235899 
0.770 
-1.984229 
-0.057699 
-0.192653 
-0.232283 
0.780 
-1.964575 
-0.080707 
-0.188387 
-0.227879 
., 
0.790 
-1.937166 
-0.103236 
-0.183393 
-0.222701 
0.800 
-1.902113 
-0.125209 
-0.177690 
-0.216770 
0.810 
-1.859553 
-0.146553 
-0.171300 
-0.210108 
0.820 
-1.809654 
-0.167196 
-0.164246 
-0.202740 
0.830 
-1.752614 
-0.187067 
-0.156555 
-0.194694 
Press Return to continue, 'q' and Return to quit. q 
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time VS V(2,0) IR! IC! 
--------------------------------------------------------------------------------------
0.840 
-1.688656 
-0.206102 
-0.148255 
-0.186002 
0.850 
-1.618034 
-0.224237 
-0.139380 
-0.176696 
0.860 
-1.541027 
-0.241412 
-0.129961 
-0.166812 
0.870 
-1.457938 
-0.257572 
-0.120037 
-0.156388 
0.880 
-1.369095 
-0.272665 
-0.109643 
-0.145464 
0.890 
-1.274848 
-0.286642 
-0.098821 
-0.134083 
0.900 
-1.175571 
-0.299461 
-0.087611 
-0.122287 
0.910 
-1.071654 
-0.311081 
-0.076057 
-0.110123 
0.920 
-0.963508 
-0.321469 I 
-0.064204 
-0.097637 
0.930 
-0.851559 
-0.330595 
-0.052096 
-0.084877 
0.940 
-0.736250 
-0.338434 
-0.039782 
-0.071893 
0.950 
-0.618034 
-0.344965 
-0.027307 
-0.058735 
0.960 
-0.497380 
-0.350174 
-0.014721 
-0.045454 
0.970 
-0.374763 
-0.354052 
-0.002071 
-0.032100 
0.980 
-0.250667 
-0.356593 0.010593 
-0.018726 
0.990 
-0.125582 
-0.357799 0.023222 
-0.005382 
1.000 0.000000 
-0.357674 0.035767 0.007879 
1.010 0.125581 
-0.356230 0.048181 0.021006 
1.020 0.250666 
-0.353482 0.060415 0.033950 ,, 
1.030 0.374762 
-0.349451 0.072421 0.046659 
1.040 0.497379 
-0.344164 0.084154 0.059086 
Press Return to continue, 'q' and Return to quit. q 
The next page illustrates the output from the plotting routine. The input is the source voltage, 
and the output is the voltage across the parallel combination of the capacitor and inductor. The 
first graph ~llustrates the relative magnitude of each waveform with appropriately labeled axes. 
The second plot shows each graph fitted to the size of the window. That is, each plot fills the 
graph window to illustrate its shape. 
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Figure D.2 Output Plot for Half-Wave Rectifier. 
• • • • • • 
• • • • 
• • 
• • 
• • 
*** 
• 
• 
**** *· * 
* * * 
• 
* * • 
* 
• • 
* * * 
• 
• 
* 
* 
********31 
• 
• 
• 
• • 
* 
H= 2.000000 
L=-1.984230 
Q-Quit 
• 
• 
• 
• 
*---------+--------*+--- + + * + + -.---- --~------ - -------.--------- ~-------- ---~.---0 
9 
I 
I 
I 
I 
I 
I 
I 
I 
I [. :Input 
• 
* 
• 
• 
• 
• • • 
• 
*:Output] 
• 
* 
• 
* 
• 
·* ** 
** 
* 
* 
* 
* 
• 
• 
• 
• 
* • 
* 
• 
* 
• 
* * 
• • • 
• 
·* * 
*** 
C-Chg Scales 
* • 
* 
• 
* 
* 
R-Replot 
Figure D.3 Scaled Version of Output for Half-Wave Rectifier. 
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.H== 2.000000 
L=-1.984230 
Q-Quit 
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D.2 Example 2. Artificially Replicating Nonlinear Sources I 
An example that clearly illustrates the way a nonlinear source is replicated artificially in 
a circuit is a common emitter amplifier that uses the Ebers-Moll model of a transistor1. Tl1e 
circuit diagram and its equivalent Ebers-Moll representation are shown in Figure D.4. 
V 
s 
1 
5 
p 4 
2 
3 -
-
-
-
~.: Figure D. 4 Common Emitter Amplifier. 
Replacing the diodes with the equivalent nonlinear model yields the circuit in Figure D.5. 
Since the linearly dependent sources are functions of diode currents in other branches in the 
circuit, a scaled version of each of the nonlinear sources is effectively reproduced, as shown in 
1 Muller, R. S. and Kamins, T. I., Device Electronics for Integrated Circuits, p. 296. 
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Figure D.5 Common Emitter Amplifier with Diodes Replaced by Nonlinear Models I 
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Figure D.5 Replication of Nonlinear Generators in Ebers-Mo/1 Circuit 
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Figure D.6. 
As indicated by the syntax of nonlinear source entry, these scaled versions are entered on 
the same card in the netlist as the source that appears explicitly due to the diode (i.e. scale factor 
of one). This can be seen from the netlist for this circuit: 
* Circuit file for Example D.2 
* NPN Common Emitter amplifier 
VIN 1 0 1 .5 1.5 1 0 
VSUP 5 0 2 10 0 0 0 
GO 4 2 2 3 3.96E-14 
G 1 3 2 2 4 2 E-14 
NGO 2 4 1 0 2 4 I 3 2 0.5 
NG 1 2 3 1 0 2 3 1 4 2 0.99 
RB 1 2 10000 
RC 5 4 1000 
RE 3 0 100 
RNO 2 4 2.5E13 
RNl 2 3 2.5E13 
.v 4 0 
.v 2 3 
.v 3 0 
.v 2 0 
.I VIN 
.I VSUP 
.I RC 
.I NGO 
.I RE 
.END 
When the netlist is read and the primative structures are filled, the result of the linearly 
dependent matrices, Ali. and K; 9 , and the nonlinear current source incidence matrix, An;, is 
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··"--
0 0 
-1 
-1 
0 ctr ctr 0 0 - - -r1 r1 Ari 0 1 K. = ig 
0 ctr 0 ctr 0 - - -ro ro 1 0 
0 0 
0 0 
' 1 
1 
0 0 
The other matrices are filled in the same manner as described in section D.l. The matrix 
file printed, thesis2.mat, is: 
n_nodes = 5, n_points = 0, nv = 2, ni = 0 
nlvv = 0, nlcv = 0, nlvc = 2, nlcc = 0 
nnvv = 0, nncv = 0, nnvc = 2, nncc =(10 
n_ v _out = 4, n_i_out = 5 
Y.G 
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0.000100 -0.000100 0.000000 0.000000 0.000000 
-0.000100 0.000100 0.000000 0.000000 0.000000 
0.000000 0.000000 100.000002 0.000000 0.000000 
0.000000 0.000000 0.000000 0.002000 -0.002000 
0.000000 0.000000 0.000000 -0.002000 0.002000 
Y.L 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
Y.C 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
Ai 
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• 
1.000000 0.000000 
0.000000 1.000000 
Av 
Uv[O].fnum = 1 , Uv[O].Ampl = 0.500000 
Uv[O].dc = 1.500000 , Uv[O].freq = 6.283185 
Uv[O].td = 0.000000 
Uv[l].fn.um = 2 , Uv[l].Ampl = 10.000000 
Uv[l].dc = 0.000000 , Uv[l].freq = 0.000000 
Uv[l].td = 0.000000 
0.000000 0.000000 
1.000000 1.000000 
0.000000 -1.000000 
-1.000000 0.000000 
0.000000 0.000000 
Ali 
K.iG 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
K.iL 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
K.iC 
0.000000 0.000000 0.000000 0.000000 0.000000 
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0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 
0. 000000 0. 000000 
0.000000 0.000000 
<l -0.500000 -0.010000 
-0.500000 1.000000 
1.000000 -0.990000 
0.000000 0.000000 
K.iS 
Alv 
K.vG 
K.vL 
K.vC 
K.vS 
Ani 
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Fi[O].fnum = 0, Fi[O].nodel = 2, Fi[O].node2 = 4 
Fi[l].fnum = 0, Fi[l].nodel = 2, Fi[l].node2 = 3 
Anv 
Ti 
1.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 1.000000 
Pl 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 1.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 1.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 1.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
1.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 1.000000 
P2 
Plbar 
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1.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 1.000000 
MxG 
0.000000 1.000000 0.000000 -1.000000 0.000000 
0.000000 1.000000 -1.000000 0.000000 0.000000 
MxL 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
MxC 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
MxS 
MyG 
0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 
0.000000 -0.002000 0.002000 
', 0.000000 0.000000 0.000000 
100.000000 0.000000 0.000000 
0.000000 1.000000 0.000000 
0.000000 1.000000 -1.000000 0.000000 0.000000 
0.000000 0.000000 1.000000 0.000000 0.000000 
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. . 
,. 
0.000000 1.000000 0.000000 0.000000 0.000000 
MyL 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 0.000000 
MyC 
0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 
0.000000 0.000000 0.000000 0.000000 
1.000000 0.000000 
0.000000 1.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
MyS 
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0.000000 
0.000000 
0.000000 
0.000000 
0.000000 
0.000000 
0.000000 
0.000000 
0.000000 
' 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
0.000000 0.000000 
The tabular and graphical results of the simulation are given on the next several pages. 
time VIN INGO V( 4,0) V(3,0) 
-------------------------------------------------------------------------------------
0.000 1.500000 0.000000 6.161970 0.387680 
0.010 1.531395 0.000000 6.011375 0.402891 
0.020 1.562667 0.000000 5.861156 0.418065 
0.030 1.593691 0.000000 5. 711970 0.433134 
0.040 1.624345 0.000000 5.564418 0.448039 
0.050 1.654508 0.000000 5.419097 0.462717 
0.060 1.684062 0.000000 5.276597 0.477111 
0.070 1. 712890 0.000000 5.137493 0.491162 
0.080 1. 740877 0.000000 5.002349 0.504813 
0.090 1. 767913 0.000000 4.871712 0.518009 ) 0.100 1. 793893 0.000000 4.746109 0.530696 
0.110 1.818712 0.000000 4.626049 0.542823 
0.120 1.842274 0.000000 4.512018 0.554342 
0.130 1.864484 0.000000 4.404476 0.565204 
0.140 1.885257 0.000000 4.303858 0.575368 
0.150 1.904508 0.000000 4.210572 0.584791 
0.160 1.922164 0.000000 4.124993 0.593435 
0.170 1.938153 o.pooooo 4.047468 0.601266 
0.180 1.952414 0.000000 3.978310 0.608252 
0.190 1.964888 0.000000 3.917797 0.614364 
0.200 1.975528 0.000000 3.866175 0.619578 
Press Return to continue, 'q' and Return to quit. 
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time VIN INGO V( 4,0) V(3,0) 
... 
-------------------------------------------------------------------------------------
0.210 1.984292 0.000000 3.823651 0.623874 
0.220 1.991144 0.000000 3.790398 0.627233 
0.230 1.996057 0.000000 3.766550 0.629641 
0.240 1.999013 0.000000 3.752202 0.631091 
0.250 2.000000 0.000000 3.747413 0.63157 4 
0.260 1.999013 0.000000 3.752202 0.631091 
0.270 1.996057 0.000000 3.766549 0.629641 
0.280 1.991144 0.000000 3.790398 0.627233 
0.290 1.984292 0.000000 3.823651 0.623874 
0.300 1.975528 0.000000 3.866175 0.619578 
0.310 1.964888 0.000000 3.917797 0.614364 
0.320 1.952414 0.000000 3.978309 0.608252 
0.330 1.938153 0.000000 4.047468 0.601266 
0.340 1.922164 0.000000 4.124993 0.593435 ,, 
0.350 1.904509 0.000000 4.210572 0.584791 
0.360 1.885257 0.000000 4.303858 0.575368 
0.370 1.864484 0.000000 4.404476 0.565204 
0.380 1.842274 0.000000 4.512017 0.554342 
0.390 1.818712 0.000000 4.626049 0.542823 
0.400 1. 793893 0.000000 4. 7 46109 0.530696 
0.410 1. 767913 0.000000 4.871711 0.518009 
Press Return to continue, 'q' and Return to quit. 
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time VIN INGO V( 4,0) V(3,0) 
-------------------------------------------------------------------------------------
0.420 1.740877 0.000000 5.002349 0.504813 
0.430 1.712890 0.000000 5.137493 0.491162 
0.440 1.684062 0.000000 5.276597 0.477111 
0.450 1.654509 0.000000 5.419097 0.462717 
0.460 1.624345 0.000000 5.564417 0.448039 
0.470 1.593691 0.000000 5. 711969 0.433134 
0.480 1.562667 0.000000 5.861156 0.418065 
0.490 1.531395 0.000000 6.011374 0.402891 
0.500 1.500000 0.000000 6.162017 0.387675 
0.510 1.468605 0.000000 6.312474 0.372477 
0.520 1.437333 0.000000 6.462140 0.357360 
0.530 1.406309 0.000000 6.610411 0.342383 
0.540 1.375655 0.000000 6.756690 0.327607 
0.550 1.345492 0.000000 6.900392 0.313092 
0.560 1.315938 0.000000 7.040940 0.298895 
0.570 1.287110 0.000000 7.177777 0.285073 
0.580 1.259123 0.000000 7.310359 0.271681 
0.590 1.232087 0.000000 7.438165 0.258771 
0.600 1.206107 0.000000 7.560697 0.246394 
0.610 1.181288 0.000000 7.677482 0.234598 
0.620 1.157727 0.000000 7.788075 0.223427 
Press Return to continue, 'q' and Return to quit. 
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time VIN INGO V( 4,0) V(3,0) 
-------------------------------------------------------------------------------------
0.630 1.135516 0.000000 7.892059 0.212923 
0.640 1.114743 0.000000 7.989053 0.203126 
0.650 1.095492 0.000000 8.078706 0.194070 
0.660 1.077836 0.000000 8.160704 0.185788 
0.670 1.061847 0.000000 8.234765 0.178307 
0.680 1.047587 0.000000 8.300646 0.171652 
0.690 1.035112 0.000000 8.358137 0.165845 
0.700 1.024472 0.000000 8.407062 0.160903 
0.710 1.015708 0.000000 8.447276 0.156841 
0.720 1.008856 0.000000 8.478667 0.153670 
0.730 1.003943 0.000000 8.501147 0.151399 
0.740 1.000987 0.000000 8.514659 0.150034 
0.750 1.000000 0.000000 8.519160 0.149580 
0.760 1.000987 0.000000 8.514653 0.150035 
0.770 1.003943 0.000000 8.501147 0.151399 
0.780 1.008856 0.000000 8.478667 0.153670 
0.790 1.015708 0.000000 8.447277 0.156841 
0.800 1.024472 0.000000 8.407062 0.160903 
0.810 1.035112 0.000000 8.358138 0.165845 
0.820 1.047586 0.000000 8.300647 0.171652 
0.830 1.061847 ·0.000000 8.234766 0.178306 
Press Return to continue, 'q' and Return to quit. 
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r 
ii 
time VIN INGO V( 4,0) V(3,0) 
-------------------------------------------------------------------------------------
0.840 1.077836 0.000000 8.160704 0.185787 
0.850 1.095491 0.000000 8.078707 0.194070 .... 
'1 0.860 1.114743 0.000000 7.989054 0.203126 
0.870 1.135516 0.000000 7.892060 0.212923 
0.880 1.157726 0.000000 7.788075 0.223427 
0.890 1.181288 0.000000 7.677 483 0.234598 
0.900 1.206107 0.000000 7.560698 0.246394 
0.910 1.232087 0.000000 7.438166 0.258771 
0.920 1.259123 0.000000 7.310360 0.271681 
0.930 1.287110 0.000000 7.177777 0.285073 
0.940 1.315938 0.000000 7.040941 0.298895 
0.950 1.345491 0.000000 6.900392 0.313092 
0.960 1.375655 0.000000 6.756691 0.327607 
0.970 1.406309 0.000000 6.610411 0.342383 
0.980 1.437333 0.000000 6.462141 0.357360 
·, , 0.990 1.468605 0.000000 6.312475 0.372477 
1.000 1.500000 0.000000 6.162017 0.387675 
1.010 1.531395 0.000000 6.011375 0.402891 
1.020 1.562666 0.000000 5.861157 0.418065 
1.030 1.593691 0.000000 · 5.711970 0.433134 
1.040 1.624345 0.000000 5.564418 0.448039 
Press Return to continue, 'q' and Return to quit. q 
- 167 -
The graphical results of the simulation of the common emitter circuit are shown below. The input 
is applied at the base of the transistor (node 1), and the output is taken at the collector . 
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Figure D. 7 Output Plot for Common Emitter Circuit. 
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31 
H= 8.501148 
L= 1.003943 
Q-Quit 
\ 
j 
I 
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